[1]BIDOKHTI N. SEU concept to reality (allocation, prediction, mitigation)[C]// 2010 Proceeding of Reliability and Maintainability Symposium.Piscataway: IEEE,2010: 1-5.[2]MITRA S, MCCLUSKEY E J. Word-voter: a new voter design for triple modular redundant systems[C]// Proceedings of 18th IEEE VLSI Test Symposium. Washington, DC: IEEE Computer Society,2000:465-470.[3]MATSUMOTO K, UEHARA M, MORI H. Stateful TMR for transient faults[C]// 2010 World Automation Congress.Piscataway: IEEE, 2010:1-6.[4]ABRAMOVICI M, STROND C. BIST-based test and diagnosis of FPGA logic blocks[J]. IEEE Transactions on Very Large Scale Integration Systems, 2001,9(1):159-172.[5]HSU C-L. Built-in self-test design for fault detection and fault diagnosis in SRAM-based FPGA[J]. IEEE Transactions on Instrumentation and Measurement, 2009,58(7): 2300-2315.[6]ABRAMOVICI M, STROND C, HAMILTON C, et al. Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications[C]// Proceedings of International Test Conference. Washington, DC: IEEE Computer Society,1999: 973-982.[7]ABRAMOVICI M, EMMERT J M, STROUD C E. Roving STARs: an integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems[C]// Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware. Washington, DC: IEEE Computer Society, 2001: 73-92.[8]SHNIDMAN N R, MANGIONE-SMITH W H, POTKONJAK M. Fault scanner for reconfigurable logic[C]// Proceedings of the 17th Conference on Advanced Research in VLSI. Washington, DC: IEEE Computer Society, 1997:238-255.[9]MEIXNER A, BAUER M E, SORIN D J. Argus: Low-cost, comprehensive error detection in simple cores[J]. Microarchitecture, 2007,28(1):52-59.[10]REIS G A, CHANG J, VACHHARAJANI N, et al. Design and evaluation of hybrid fault-detection systems[C]// Proceedings of the 32nd International Symposium on Computer Architecture. Washington, DC: IEEE Computer Society, 2005:148-159.[11]REIS G A C, CHANG J, VACHHARAJANI N, et al. SWIFT: software implemented fault tolerance[C]// Proceedings of the International Symposium on Code Generation and Optimization.Washington, DC: IEEE Computer Society, 2005:243-254.[12]ALKHALIFA Z, NAIR V S S, KRISHNAMURTHY N, et al. Design and evaluation of system-level checks for on-line control flow error detection[J]. IEEE Transactions Parallel and Distributed Systems, 1999, 10(6): 627-641. |