[1]彭蔓蔓,徐立超,王颖.异构多核处理器的任务分配及能耗的研究[J].计算机应用研究,2010,27(5):1719-1731.[2]BALAKRISHNAN S,RAJWAR R,UPTON M,et al. The impact of performance asymmetry in emerging multi-core architectures[C]// Proceedings of International Symposium on Computer Architecture. Washington,DC:IEEE Computer Society,2005:506-517.[3]KUMAR R,FARKAS K I,JOUPPI N P,et al. Single-SA heterogeneous multi-core architectures: The potential for processor power reduction[EB/OL].[2010-10-20].http://www.microarch.org/micro36/html/pdf/kumar-SingleISAHeterogen.pdf.[4]KUMAR R,TULLSEN D M,NORMAN P. Jouppi: Core architecture optimization for heterogeneous chip multiprocessors[C]// Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. New York:ACM,2006: 23-32.[5]EKMAN M,STENSTROM P. Performance and power impact of issue-width in chip-multiprocessor cores[C]// International Conference on Parallel Processing.New York:IEEE,2003: 359-368.[6]KUMAR R,TULLSEN D M,RANGANATHAN P,et al. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance[C]// International Symposium on Computer Architecture. Washington,DC:IEEE Computer Society,2004:2173-2179.[7]CHEN J,DUBOIS M,STENSTROM P. SimWattch: An approach to integrate complete-system with user-level performance/power simulators[J]. IEEE Micro,2003,27(4):34-48.[8]蒋建春,汪同庆. 异构多核处理器的任务调度算法[J]. 计算机工程与应用,2009,45(33): 52-56. |