Journal of Computer Applications ›› 2015, Vol. 35 ›› Issue (8): 2371-2374.DOI: 10.11772/j.issn.1001-9081.2015.08.2371

Previous Articles     Next Articles

SIMD compiler optimization by selecting single or double word mode for clustered VLIW DSP

HUANG Shengbing1,2, ZHENG Qilong1,2, GUO Lianwei1,2   

  1. 1. School of Computer Science and Technology, University of Science and Technology of China, Hefei Anhui 230027, China;
    2. Anhui Province Key Laboratory of High Performance Computing (University of Science and Technology of China), Hefei Anhui 230027, China
  • Received:2015-03-23 Revised:2015-06-02 Online:2015-08-10 Published:2015-08-14

分簇VLIW DSP上支持单双字模式选择的SIMD编译优化

黄胜兵1,2, 郑启龙1,2, 郭连伟1,2   

  1. 1. 中国科学技术大学 计算机科学与技术学院, 合肥 230027;
    2. 安徽省高性能计算重点实验室(中国科学技术大学), 合肥 230027
  • 通讯作者: 黄胜兵(1990-),男,安徽安庆人,硕士研究生,主要研究方向:并行编译,
  • 作者简介:郑启龙(1969-),男,四川成都人,副教授,硕士,主要研究方向:并行编译; 郭连伟(1990-),男,安徽阜阳人,硕士研究生,主要研究方向:并行编译。
  • 基金资助:



BWDSP100 is a 32-bit static scalar Digital Signal Processor (DSP) with Very Long Instruction Word (VLIW) and Single Instruction Multiple Data (SIMD) features, which is designed for high-performance computing. Its Instruction Level Parallelism (ILP) is acquired though clustering and special SIMD instructions. However, the existing compiler framework can not provide support for these SIMD instructions. Since BWDSP100 has much SIMD vectorization resources and there are very high requirements in radar digital signal processing for the program performance, an SIMD optimization which surpported the selection of single or double word mode was put forward based on the traditional Open64 compiler according to the characteristics of BWDSP100 structure, and it can significantly improve the performance of some compute-intensive programs which are widely used in DSP field. The experimental results show that this algorithm can achieve speedup of 5.66 on average compared with before optimization.

Key words: compiler optimization, Instruction Level Parallelism (ILP), multi-cluster Digital Signal Processor (DSP), Very Long Instruction Word (VLIW), Single Instruction Multiple Data (SIMD), Open64 compiler



关键词: 编译优化, 指令级并行, 分簇体系数字信号处理器, 超长指令字, 单指令多数据流, Open64编译器

CLC Number: