[1]金婕,于敦山.高速并行BCH译码器的VLSI设计[J]. 北京大学学报:自然科学版,2009,45(2):233-237.[2]孙怡,田上力.BCH码译码器的FPGA实现[J].电路与系统,2000,5(4):98-100.[3]沈连丰.信息论与编码[M].北京:科学出版社,2004.[4]赵华,殷奎喜.(15,7)BCH编译码器的VHDL设计[J].现代电子技术,2004(20):100-101.[5]张亮,王志功,胡庆生.并行BCH伴随式计算电路的优化[J].信号处理,2010,26(3):458-461.[6]ZHANG BOTAO, LIU DONGPEI, WANG SHIXIAN, et al. Design and implementation of area-efficient DVB-S2 BCH decoder [C]// Proceedings of the Second International Conference on Computer Engineering and Technology. Piscataway, NJ: IEEE Press, 2010:179-184.[7]KRISTIAN H, WAHYONO H. Ultra-fast-scalable BCH decoder with efficient-extended fast Chien search [C]// Proceedings of the third IEEE International Conference on Computer Science and Information Technology. Piscataway, NJ: IEEE Press,2010:338-343.[8]LIN T C, TRUONG T K, CHEN P D. A fast algorithm for the syndrome calculation in algebraic decoding of Reed-Solomon codes [J]. IEEE Transactions on Communications,2007,55(12):2240-2244.[9]FEDORENKO S V, TRIFONOV P V. Find roots of polynomials over finite field[J]. IEEE Transactions on Communications,2002,50(11):1709-1711.[10]GHEORGHE S, CONSTANTIN A. An implementation of BCH codes in a FPGA [C]// 2010 International Conference on Applied Electronics. Piscataway, NJ: IEEE Press, 2010:1-4. |