Modified algorithm of generalized membership function and realized on FPGA

doi:10.3724/SP.J.1087.2005.01463

Journal of Computer Applications ›› 2005, Vol. 25 ›› Issue (06): 1463-1465.DOI: 10.3724/SP.J.1087.2005.01463

• Typical applications • Previous Articles Next Articles

Modified algorithm of generalized membership function and realized on FPGA

LI Hao,FANG Kang-ling,YANG Fan

College of Information Science and Engineering, Wuhan University of Science and Technology, Wuhan Hubei 430081,China

Online:2011-04-06 Published:2005-06-01

改进的广义隶属函数法及其FPGA实现

李浩，方康玲，杨帆

武汉科技大学信息科学与工程学院

Abstract

Abstract: Aiming at the practice of engineering application, algorithm of generalized membership function was modified at first. The result of simulation of Matlab can be seen. A fuzzy controller with generalized membership was designed and realized on a piece of FPGA. The controller combines the algorithm with FPGA’s characteristic.

Key words: generalized membership function, fuzzy controller, FPGA

摘要： 针对工程应用的实际,首先改进了广义隶属函数法,在Matlab中进行了算法仿真。将广义隶属函数法与FPGA的特点相结合,设计了一种广义隶属函数型模糊控制器,并将控制算法在FPGA上实现。

关键词: 广义隶属函数法, 模糊控制器, FPGA

CLC Number:

TP391.7

LI Hao,FANG Kang-ling,YANG Fan. Modified algorithm of generalized membership function and realized on FPGA[J]. Journal of Computer Applications, 2005, 25(06): 1463-1465.

李浩，方康玲，杨帆. 改进的广义隶属函数法及其FPGA实现[J]. 计算机应用, 2005, 25(06): 1463-1465.

[1]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[2]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[3]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[4]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[5]	YAO Zhicheng, WU Zhihui, YANG Jian, ZHANG Shengkui. FIR correction filter design and FPGA implementation for array mutual coupling error [J]. Journal of Computer Applications, 2019, 39(8): 2374-2380.
[6]	ZHANG Wang, JIA Jia, MENG Yuan, BAI Xu. Research and design of AES algorithm based on high-level synthesis [J]. Journal of Computer Applications, 2017, 37(5): 1341-1346.
[7]	TAN Haiqing, CHEN Zhengguo, CHEN Wei, XIAO Nong. Design of DDR3 protocol parsing logic based on FPGA [J]. Journal of Computer Applications, 2017, 37(5): 1223-1228.
[8]	LI Shenglan, JIANG Hongxu, FU Weijian, CHEN Jiao. Design of DMA controller for multi-channel transmission system based on PCIe [J]. Journal of Computer Applications, 2017, 37(3): 691-694.
[9]	MAI Taotao, PAN Xiaozhong, WANG Yaqi, SU Yang. Predefined-class based algorithm for compact regular expression matching [J]. Journal of Computer Applications, 2017, 37(2): 397-401.
[10]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[11]	ZHUO Yannan, LIU Qiang, JIANG Lei, DAI Qiong. High-performance regular expressions matching algorithm based on improved FPGA circuit [J]. Journal of Computer Applications, 2016, 36(4): 927-930.
[12]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.
[13]	GAO Fuqiang, CHEN Chunjiang, LAN Yang, AN Kang. Data acquisition and transmission system for γ-ray industrial computed tomography [J]. Journal of Computer Applications, 2015, 35(1): 276-278.
[14]	DUAN Xiaohu CUI Shuang. Design of universal embedded serial time codes acquisition system [J]. Journal of Computer Applications, 2014, 34(4): 1222-1226.
[15]	LI Kai HE Songhua OU Jianping. Research and application of matching communications between Virtex-5 GTP and Virtex-6 GTX [J]. Journal of Computer Applications, 2014, 34(2): 325-328.

Modified algorithm of generalized membership function and realized on FPGA

改进的广义隶属函数法及其FPGA实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics