Virtual-timing-based policing algorithm in AFDX network

• Network and communications • Previous Articles Next Articles

Virtual-timing-based policing algorithm in AFDX network

Received:2008-06-30 Revised:2008-08-09 Online:2008-12-01 Published:2008-12-01
Contact: Lei Shen

AFDX网络中基于虚拟计时的警管算法

沈磊杨绍辉邱智亮

西安电子科技大学西安电子科技大学西安电子科技大学

通讯作者: 沈磊

Abstract

Abstract: To implement policing algorithm in specific device (e.g. FPGA), designers should not only consider the correctness and efficiency of the algorithm, but also take account of the feasibility. A virtual-time-based policing algorithm used in Avionics Full Duplex Switched Ethernet (AFDX) network, of high efficiency and low logic resources consumption, was introduced in detail. The consumption of resource and several important problems were danalyzed. This algorithm had been implemented in ALTERA's FPGA, and could be applied to other networks.

Key words: Avionics Full Duplex Switched Ethernet （AFDX）, virtual time, policing, FPGA

摘要： 要在具体的器件（如FPGA）上实现警管算法，不仅要考虑到算法的正确性和高效性，还要注意可实现性。详细介绍了一种用在AFDX网络的高效、低逻辑资源占用的基于虚拟计时的警管算法，分析了资源占用情况及需要关注的几个问题。该算法已经在Altera公司的FPGA上实现，而且可以推广到其他网络。

关键词: 航空全双工交换式以太网, 虚拟计时, 警管, FPGA

Lei Shen Shaohui Yang Zhiliang Qiu. Virtual-timing-based policing algorithm in AFDX network[J]. Journal of Computer Applications.

沈磊杨绍辉邱智亮. AFDX网络中基于虚拟计时的警管算法[J]. 计算机应用.

[1]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[2]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[3]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[4]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[5]	YAO Zhicheng, WU Zhihui, YANG Jian, ZHANG Shengkui. FIR correction filter design and FPGA implementation for array mutual coupling error [J]. Journal of Computer Applications, 2019, 39(8): 2374-2380.
[6]	ZHANG Wang, JIA Jia, MENG Yuan, BAI Xu. Research and design of AES algorithm based on high-level synthesis [J]. Journal of Computer Applications, 2017, 37(5): 1341-1346.
[7]	TAN Haiqing, CHEN Zhengguo, CHEN Wei, XIAO Nong. Design of DDR3 protocol parsing logic based on FPGA [J]. Journal of Computer Applications, 2017, 37(5): 1223-1228.
[8]	LI Shenglan, JIANG Hongxu, FU Weijian, CHEN Jiao. Design of DMA controller for multi-channel transmission system based on PCIe [J]. Journal of Computer Applications, 2017, 37(3): 691-694.
[9]	MAI Taotao, PAN Xiaozhong, WANG Yaqi, SU Yang. Predefined-class based algorithm for compact regular expression matching [J]. Journal of Computer Applications, 2017, 37(2): 397-401.
[10]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[11]	ZHUO Yannan, LIU Qiang, JIANG Lei, DAI Qiong. High-performance regular expressions matching algorithm based on improved FPGA circuit [J]. Journal of Computer Applications, 2016, 36(4): 927-930.
[12]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.
[13]	GAO Fuqiang, CHEN Chunjiang, LAN Yang, AN Kang. Data acquisition and transmission system for γ-ray industrial computed tomography [J]. Journal of Computer Applications, 2015, 35(1): 276-278.
[14]	DUAN Xiaohu CUI Shuang. Design of universal embedded serial time codes acquisition system [J]. Journal of Computer Applications, 2014, 34(4): 1222-1226.
[15]	LI Kai HE Songhua OU Jianping. Research and application of matching communications between Virtex-5 GTP and Virtex-6 GTX [J]. Journal of Computer Applications, 2014, 34(2): 325-328.