[1] |
PACINI F, PACINI T, LAI G, et al. Design and evaluation of CPU-, GPU-, and FPGA-based deployment of a CNN for motor imagery classification in brain-computer interfaces [J]. Electronics, 2024, 13(9): No.1646.
|
[2] |
LIU X, XU W, WANG Q, et al. Energy-efficient computing acceleration of unmanned aerial vehicles based on a CPU/FPGA/NPU heterogeneous system [J]. IEEE Internet of Things Journal, 2024, 11(16): 27126-27138.
|
[3] |
LIN Y C, ZHANG B, PRASANNA V K. HitGNN: high-throughput GNN training framework on CPU+ Multi-FPGA heterogeneous platform [J]. IEEE Transactions on Parallel and Distributed Systems, 2024, 35(5): 707-719.
|
[4] |
ROSENFELD V, BREß S, MARKL V. Query processing on heterogeneous CPU/GPU systems [J]. ACM Computing Surveys, 2023, 55(1): No.11.
|
[5] |
GUO Z, HUANG T W, LIN Y. Accelerating static timing analysis using CPU-GPU heterogeneous parallelism [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42(12): 4973-4984.
|
[6] |
TAN G, SHUI C, WANG Y, et al. Optimizing the LINPACK algorithm for large-scale PCIe-based CPU-GPU heterogeneous systems [J]. IEEE Transactions on Parallel and Distributed Systems, 2021, 32(9): 2367-2380.
|
[7] |
BANDARA S, SANAULLAH A, TAHIR Z, et al. Performance evaluation of VirtIO device drivers for Host-FPGA PCIe communication [C]// Proceedings of the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops. Piscataway: IEEE, 2024: 169-176.
|
[8] |
XU Z, LIU H, LIU Y. PCIe P2P communication for the high performance heterogeneous computing system [C]// Proceedings of the 2021 IEEE International Conference on Artificial Intelligence and Computer Applications. Piscataway: IEEE, 2021: 284-288.
|
[9] |
GU X, SHAO L, BAI N, et al. A co-optimization of software and hardware for PCIe-based small packet DMA transfer [J]. IEEE Embedded Systems Letters, 2025, 17(1): 6-9.
|
[10] |
YANG Y, YAN C. PCIe device drivers in Linux: design and implementation of a high-speed PCI Express bridge [C]// Proceedings of the 3rd International Conference on Big Data, Artificial Intelligence and Internet of Things Engineering. Piscataway: IEEE, 2022: 430-437.
|
[11] |
WANG Y, WANG C, ZHAO X, et al. A PCIe-based hardware acceleration architecture of the communication protocol stack [C]// Proceedings of the 7th International Conference on Computer and Communications. Piscataway: IEEE, 2021: 192-198.
|
[12] |
LIU B. Research and implementation of XDMA high speed data transmission IP core based on PCI express and FPGA [C]// Proceedings of the IEEE 1st International Conference on Civil Aviation Safety and Information Technology. Piscataway: IEEE, 2019: 408-411.
|
[13] |
KASAI S, OSANA Y. A driver-based approach for DMA transfer between FPGA-GPU [C]// Proceedings of the 10th International Symposium on Computing and Networking Workshops. Piscataway: IEEE, 2022: 103-108.
|
[14] |
DU L, ZHANG Z, TONG J, et al. Research on XDMA high-speed data transmission architecture based on PCIe [C]// Proceedings of the IEEE 6th International Conference on Computer and Communications. Piscataway: IEEE, 2020: 1783-1787.
|
[15] |
JIA L, YU X, WEI R, et al. Design of PCIe-Gigabit ethernet high-speed data interaction system based on FPGA [C]// Proceedings of the 2021 Asia-Pacific Conference on Communications Technology and Computer Science. Piscataway: IEEE, 2021: 138-142.
|
[16] |
甄国涌,苏慧思,陈建军,等. 基于FPGA的PCIe接口的数据传输设计与实现[J]. 国外电子测量技术, 2021, 40(12):72-76.
|
|
ZHEN G Y, SU H S, CHEN J J, et al. Design and implementation of data transmission based on FPGA PCIe interface[J]. Foreign Electronic Measurement Technology, 2021, 40(12):72-76.
|
[17] |
ZHUO Q. High speed data transmission model for optical fiber bus[C]// Proceedings of the 3rd International Conference on Electronic Information Engineering and Computer. Piscataway: IEEE, 2023: 537-541.
|
[18] |
ZHANG Z, LI Z. ARM and FPGA heterogeneous accelerated processing system based on HLS and PCIe [C]// Proceedings of the 4th International Conference on Information and Computer Technologies. Piscataway: IEEE, 2021: 300-304.
|