×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
在这里添加一些文本
Close
Toggle navigation
Home
About
About Journal
Historical Evolution
Indexed In
Awards
Reference Index
Editorial Board
Journal Online
Archive
Project Articles
Most Download Articles
Most Read Articles
Instruction
Contribution Column
Author Guidelines
Template
FAQ
Copyright Agreement
Expenses
Academic Integrity
Contact
Contact Us
Location Map
Subscription
Advertisement
中文
Design and FPGA implementation of parallel high-efficiency BCH decoder
ZHANG Xiang-xian YANG Tao WEI Dong-mei XIANG Ling
Journal of Computer Applications . 2012, (
03
): 867 -869 . DOI: 10.3724/SP.J.1087.2012.00867
