Byte access method for wide data bus memory based on FPGA

• Typical applications • Previous Articles Next Articles

Byte access method for wide data bus memory based on FPGA

Received:2008-01-28 Revised:1900-01-01 Online:2008-06-01 Published:2008-06-01
Contact: Xiao-xi REN

基于FPGA的一种存储器字节访问方法

任小西张克环李仁发

湖南大学计算机与通信学院湖南大学计算机与通信学院湖南大学计算机与通信学院

通讯作者: 任小西

Abstract

Abstract: It is a widely accepted approach to use wide data bus to increase the data accessing speed. However, this method causes the inconvenience on reading and writing data in bytes. The common operation mechanism of current mainstream SDRAM memory chip was analyzed, and a new byte alignment method was proposed for the SDRAM controller. Based on the given byte-address and input data, the new method could generate correct address and byte control signals, also aligned the bytes to the corresponding positions. The architecture and processing flow were illustrated in detail, as well as the implementation on Field Programmable Gate Array (FPGA) chips. Compared with other schemes based on memory cache and twice-memory-access, this method costs fewer hardware resources and memory bandwidth.

Key words: SDRAM, memory controller, byte alignment, Field Programmable Gate Array (FPGA)

摘要： 计算机系统普遍采用较宽的存储器总线结构以提高吞吐率，这导致了以字节为基本单位读写数据的不便。通过对主流SDRAM存储器的访问机制的分析，为SDRAM存储控制器设计了一种数据自动对齐方案，该方案能够根据输入的字节地址和数据自动产生所需的存储器控制信号，并将数据对齐到正确的字节位置。详细阐述了生成地址、字节控制信号以及进行字节对齐的原理与方法，并在FPGA芯片上实现。与基于Cache以及基于两次存储器读写操作的方案相比较，新方案占用硬件资源更少，存储器带宽利用率更高。

关键词: 动态存储器, 存储控制器, 字节对齐, 现场可编程逻辑门阵列

Xiao-xi REN Ke-huan ZHANG Ren-fa LI. Byte access method for wide data bus memory based on FPGA[J]. Journal of Computer Applications.

任小西张克环李仁发. 基于FPGA的一种存储器字节访问方法[J]. 计算机应用.

[1]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[2]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[3]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[4]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[5]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[6]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.
[7]	LI Kai HE Songhua OU Jianping. Research and application of matching communications between Virtex-5 GTP and Virtex-6 GTX [J]. Journal of Computer Applications, 2014, 34(2): 325-328.
[8]	ZHANG Wenkai GUAN Guixia ZHAO Haimeng WANG Zhiming WU Taixia YAN Lei. Design of multi-serial communication for micro-satellite simulation system [J]. Journal of Computer Applications, 2013, 33(12): 3477-3481.
[9]	LIN Shiyao WU Chongyang LI Ruifeng. Embedded motion controller design based on RTEX network [J]. Journal of Computer Applications, 2013, 33(12): 3604-3607.
[10]	JU Xiaoming ZHANG Jiehao ZHANG Yizhong. Real-time error detection techniques based on FPGA [J]. Journal of Computer Applications, 2013, 33(05): 1459-1462.
[11]	ZHANG Xiaoliang ZHU Qing WANG Yaonan CAO Shiwei. Implementation of soft start on design of body control system [J]. Journal of Computer Applications, 2013, 33(04): 1187-1190.
[12]	XIE Huimin GUO Donghui. Reconfigurable serial AES encryption and decryption circuit design [J]. Journal of Computer Applications, 2013, 33(02): 450-459.
[13]	WANG Fang-fang YI Ling-zhi CHEN Hai-yan LU Qi-xiang. Design of embedded Ethernet-CAN communication card based on FPGA [J]. Journal of Computer Applications, 2012, 32(05): 1247-1250.
[14]	ZHANG Xiang-xian YANG Tao WEI Dong-mei XIANG Ling. Design and FPGA implementation of parallel high-efficiency BCH decoder [J]. Journal of Computer Applications, 2012, 32(03): 867-869.
[15]	TIAN Bao-hua LI Bao-feng. Parallel architecture for lifting-based 2DDWT algorithm [J]. Journal of Computer Applications, 2011, 31(12): 3366-3369.