[1] LIU B, BAAS B M. Parallel AES encryption engines for many-core processor arrays[J].IEEE Transactions on Computers, 2013, 62(3):536-547. [2] FRONTE D, PEREZ A, PAYRAT E. Celator:a multi-algorithm cryptographic co-processor[C]//Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs. Piscataway, NJ:IEEE, 2008:438-443. [3] WANG S C, XU J H, YAN Y J, et al. A high-efficiency reconfigurable cryptographic processor[C]//Proceedings of the 2016 International Conference on Integrated Circuits and Microsystems. Piscataway, NJ:IEEE, 2016:200-204. [4] SAYILAR G, CHIOU D. Cryptoraptor:high throughput reconfigurable cryptographic processor[C]//ICCAD'14:Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design. Piscataway, NJ:IEEE, 2014:154-161. [5] WANG B, LIU L B. A flexible and energy-efficient reconfigurable architecture for symmetric cipher processing[C]//Proceedings of the 2015 IEEE International Symposium on Circuits and Systems. Piscataway, NJ:IEEE, 2015:1182-1185. [6] GRAND M, BOSSUET L, GAL B L, et al. Design and implementation of a multi-core crypto-processor for software defined radios[C]//ARC'11:Proceedings of the 7th International Conference on Reconfigurable Computing:Architectures, Tools and Applications, LNCS 6578. Berlin:Springer, 2011:29-40. [7] BOSSUET L, GRAND M, GASPAR L, et al. Architectures of flexible symmetric key crypto engines-a survey:from hardware coprocessor to multi-crypto-processor system on chip[J]. ACM Computing Surveys, 2013, 45(4):Article No. 41. [8] 王寿成,严迎建,徐进辉,等.可重构密码流体系结构模拟器设计与实现[J].计算机工程与设计,2016,37(11):2923-2927.(WANG S C, YAN Y J, XU J H, et al. Design and implementation of reconfigurable cipher stream processor simulator[J]. Computer Engineering and Design, 2016, 37(11):2923-2927.) [9] 严迎建,王寿成,徐进辉,等.面向密码流体系结构的超长指令字可重构研究[J].电子与信息学报,2017,39(1):206-212.(YAN Y J, WANG S C, XU J H, et al. Research of reconfigurable very large instruction word on cipher stream architecture[J]. Journal of Electronics & Information Technology, 2017, 39(1):206-212.) [10] IQBAL N, SIDDIQUE M A, HENKEL J. RMOT:recursion in model order for task execution time estimation in a software pipeline[C]//DATE'10:Proceedings of the 2010 IEEE Conference on Design, Automation & Test in Europe. Leuven, Belgium:European Design and Automation Association, 2010:953-956. [11] 郭岩松,刘雷波.一种面向分组密码的粗粒度可重构阵列及AES算法映射[J].微电子学与计算机,2015,32(9):1-5.(GUO Y S, LIU L B. A block cipher oriented coarse-grained reconfigurable array and AES algorithm mapping[J]. Microelectronics & Computer, 2015, 32(9):1-5.) [12] 李校南,王雪瑞,戴紫彬,等.可重构分簇式分组密码处理架构[J].计算机应用与软件,2014,31(1):315-318.(LI X N, WANG X R, DAI Z B, et al. Reconfigurable clustered block cipher processing architecture[J]. Computer Applications and Software, 2014, 31(1):315-318.) [13] THEODOROPOULOS D, PAPAEFSTATHIOU I, PNEVMATIKATOS D. CCproc:an efficient cryptography coprocessor[C]//Proceedings of 16th IFIP/IEEE International Conference on Very Large Scale Integration. Piscataway, NJ:IEEE, 2008:160-163. |