[1] 陈祥,肖侬,刘芳.新型非易失存储I/O栈综述[J].计算机研究与发展,2014,51(S1):18-24.(CHEN X, XIAO N, LIU F. Survey on I/O stack for new non-volatile memory[J]. Journal of Computer Research and Development, 2014,51(S1):18-24.) [2] Micron. Mobile LPDDR2-PCM.[EB/OL].[2018-01-08]. http://www.micron.com/products/multichip-packages/pcm-based-mcp. [3] CAULFIELD A M, COBURN J, MOLLOV T, et al. Understanding the impact of emerging non-volatile memories on high-performance, IO-intensive computing[C]//SC'10:Proceedings of the 2010 ACM/IEEE High Performance Computing, Networking, Storage and Analysis. Piscataway, NJ:IEEE, 2010:1-11. [4] JO S H, KUMAR T, NARAYANAN S, et al. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector[C]//Proceedings of the 2014 International Electron Devices Meeting. Piscataway, NJ:IEEE, 2014:6.7.1-6.7.4. [5] YANG J, MINTURN D B, HADY F. When poll is better than interrupt[C]//Proceedings of the 2010 USENIX Conference on File and Storage Technologies. Berkeley:USENIX Association, 2012:3-3. [6] DEJAN V, WANG Q B, CYRIL G, et al. DC express:shortest latency protocol for reading phase change memory over PCI express[C]//Proceedings of the 2014 USENIX Conference on File and Storage Technologies. Berkeley:USENIX Association, 2014:17-20. [7] DULLOOR S R, KUMAR S, KESHAVAMURTHY A, et al. System software for persistent memory[C]//EuroSys 2015:Proceedings of the 10th European Conference on Computer Systems. New York:ACM, 2014:Article No. 15. [8] OU J X, SHU J W, LU Y Y. A high performance file system for non-volatile main memory[C]//EuroSys 2016:Proceedings of the 11th European Conference on Computer Systems. New York:ACM, 2016:18-21. [9] LU Y Y, SHU J W, SUN L. Blurred persistence in transactional persistent memory[C]//Proceedings of the 2015 Mass Storage Systems and Technologies. Piscataway, NJ:IEEE, 2015:1-13. [10] JIN P Q, WU Z L, WANG X L, et al. A page-based storage framework for phase change memory[C]//Proceedings of the 2017 International Conference on Massive Storage Systems and Technology. Piscataway, NJ:IEEE, 2017:152-164. [11] CAMPELLO D, LOPEZ H, USECHE L, et al. Non-blocking writes to files[C]//Proceedings of the 2015 USENIX Conference on File and Storage Technologies. Berkeley:USENIX Association, 2015:151-165. [12] CAULFIELD A, MOLLOV T, EISNER L, et al. Providing safe, user space access to fast, solid state disks[J]. ACM SIGARCH Computer Architecture News, 2012, 40(1):387-400. [13] EISNER L A, MOLLOV T, SWANSON S J. Quill:exploiting fast non-volatile memory by transparently bypassing the file system:#CS2013-0991[R]. San Diego:University of California, 2013:127-134. [14] NIMA E, MOHAMMAD A, ANAND S, et al. Exploiting intra-request slack to improve SSD performance[C]//Proceedings of the 2017 International Conference on Architectural Support for Programming Languages and Operating Systems. New York:ACM, 2017:375-388. [15] HARIS V, SANKARALINGAM P, SANKETH N, et al. Storage-class memory needs flexible interfaces[C]//Proceedings of the 4th Asia-Pacific Workshop on Systems. New York:ACM, 2013:Article No. 11. [16] HARIS V, SANKETH N, SANKARLINGAM P, et al. Aerie:flexible file-system interfaces to storage-class memory[C]//Proceedings of the 2014 European Conference on Computer Systems. New York:ACM, 2014:Article No. 14. [17] QURESHI M K, SRINIVASAN V, RIVERS J A. Scalable high performance main memory system using phase-change memory technology[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3):24-33. [18] XU J, SWANSON S. NOVA:a log-structured file system for hybrid volatile/non-volatile main memories[C]//Proceedings of the 2016 USENIX Conference on File and Storage Technologies. Berkeley:USENIX Association, 2016:22-25. [19] Intel. Intel 64 and IA-32 architectures software developer's manual[EB/OL].[2018-01-11]. https://software.intel.com/en-us/articles/intel-sdm. [20] COBURN J, CAULFIELD A, GRUPP L, et al. NVTM:a transactional interface for next-generation non-volatile memories[R]. San Diego:University of California, 2009. [21] WU X, REDDY A L N. SCMFS:a file system for storage class memory[C]//Proceedings of the 2011 International Conference for High Performance Computing, Networking, Storage and Analysis. New York:ACM, 2011:12-18. [22] LIU H, CHEN Y, LIAO X, et al. Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures[C]//Proceedings of the 2017 International Conference on High Performance Computing, Networking, Storage and Analysis. New York:ACM, 2017:Article No. 26. [23] CHEN F, MESNIER M P, HAHN S. A protected block device for persistent memory[C]//Proceedings of the 2014 Mass Storage Systems and Technologies. Piscataway, NJ:IEEE, 2014:1-12. |