1 |
CRAMA Y, HAMMER P L. Boolean Functions: Theory, Algorithms, and Applications[M]. Cambridge: Cambridge University Press, 2011: 564-607. 10.1017/cbo9780511852008
|
2 |
CHEN L G, LAI J M, TONG J R. An AND-LUT based hybrid FPGA architecture[J]. Chinese Journal of Semiconductors, 2007, 28(3):398-403.
|
3 |
SARKAR P, MAITRA S. Efficient implementation of "large" stream cipher systems[C]// Proceedings of the 2001 International Workshop on Cryptographic Hardware and Embedded Systems, LNCS 2162. Berlin: Springer, 2001: 319-332.
|
4 |
WANG B, LIU L. A flexible and energy-efficient reconfigurable architecture for symmetric cipher processing[C]// Proceedings of the 2015 IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2015: 1182-1185. 10.1109/iscas.2015.7168850
|
5 |
戴紫彬,王周闯,李伟,等.可重构非线性布尔函数利用率模型研究与硬件设计[J]. 电子与信息学报, 2017, 39(5): 1226-1232. 10.11999/JEIT160733
|
|
DAI Z B, WANG Z C, LI W, et al. Hardware implementation and utilization model research for reconfigurable non-linear Boolean function[J]. Journal of Electronics and Information Technology, 2017, 39(5): 1226-1232. 10.11999/JEIT160733
|
6 |
SU Y, SHEN J, WANG W. Reconfigurable design and implementation of nonlinear Boolean function for cloud computing security platform[J]. International Journal of Information and Computer Security, 2019, 11(2):145-159. 10.1504/ijics.2019.098201
|
7 |
连宜新,陈韬,李伟,等. 两类非线性密码组件可重构研究与电路设计[J]. 计算机工程, 2022, 48(2):156-163, 172. 10.19678/j.issn.1000-3428.0060722
|
|
LIAN Y X, CHEN T, LI W, et al. Reconfigurable research and circuit design of two types of nonlinear cryptographic components[J]. Computer Engineering, 2022, 48(2):156-163, 172. 10.19678/j.issn.1000-3428.0060722
|
8 |
PARANDEH-AFSHAR H, BENBIHI H, NOVO D, et al. Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones[C]// Proceedings of the 2012 ACM/SIGDA International Symposium on Field Programmable Gate Arrays. New York, ACM, 2012:119-128. 10.1145/2145694.2145715
|
9 |
葛徽. 流密码中密码函数的设计与分析[D]. 西安:西安电子科技大学, 2021:11-23.
|
|
GE H. Analysis and design of cryptographic functions for stream ciphers[D]. Xi’an: Xidian University, 2021: 11-23.
|
10 |
MISHCHENKO A, CHATTERJEE S, BRAYTON R. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis[C]// Proceedings of the 43rd ACM/IEEE Design Automation Conference. New York: ACM, 2006: 532-535. 10.1145/1146909.1147048
|
11 |
黄志洪.现场可编程门阵列(FPGA)异质逻辑与存储互连结构研究[D].北京:中国科学院大学,2016:75-91.
|
|
HUANG Z H. Research on heterogeneous logic and storage interconnection structure of Field Programmable Gate Array (FPGA)[D]. Beijing: University of Chinese Academy of Sciences, 2016: 75-91.
|
12 |
黄志洪,李威,杨立群,等.一种基于与非锥簇架构FPGA输入交叉互连设计优化方法[J].电子与信息学报,2016,38(9): 2397-2404. 10.11999/JEIT151216
|
|
HUANG Z H, LI W, YANG L Q, et al. An input crossbar optimization method for and-inverter cone based FPGA[J]. Journal of Electronics and Information Technology, 2016, 38(9): 2397-2404. 10.11999/JEIT151216
|
13 |
RAI S, NATH P, RUPANI A, et al. A survey of FPGA logic cell designs in the light of emerging technologies[J]. IEEE Access, 2021, 9: 91564-91574. 10.1109/access.2021.3092167
|
14 |
李辉. 混合极性Reed-Muller逻辑电路功耗和面积优化[D]. 宁波:宁波大学, 2011:41-45.
|
|
LI H. Power and area optimization of mixed polarity Reed-Muller logic circuits[D]. Ningbo: Ningbo University, 2011:41-45.
|
15 |
赵石磊,刘玲,黄海,等. 流密码算法、架构与硬件实现研究[J]. 密码学报, 2021, 8(6): 1039-1057. 10.13868/j.cnki.jcr.000495
|
|
ZHAO S L, LIU L, HUANG H, et al. Algorithm, architecture and hardware implementation of stream cipher[J]. Journal of Cryptologic Research, 2021, 8(6): 1039-1057. 10.13868/j.cnki.jcr.000495
|
16 |
秦晓懿,王瀚晟,曾烈光.线性和非线性寄存器系统的并行化技术[J]. 电子学报,2003,31(3):406-410. 10.3321/j.issn:0372-2112.2003.03.023
|
|
QIN X Y, WANG H S, ZENG L G. Parallelization techniques for linear and non-linear register systems[J]. Acta Electronica Sinica, 2003, 31(3): 406-410. 10.3321/j.issn:0372-2112.2003.03.023
|
17 |
李伟.面向序列密码的反馈移位寄存器可重构并行化设计技术研究[D].郑州:解放军信息工程大学,2009:34-35.
|
|
LI W. Research on technology of reconfigurable parallel feedback shift register targeted at stream cipher[D]. Zhengzhou: PLA Information Engineering University, 2009: 34-35.
|
18 |
陈韬,杨萱,戴紫彬,等.面向序列密码的非线性反馈移位寄存器可重构并行化设计[J].上海交通大学学报,2013,47(1):28-32.
|
|
CHEN T, YANG X, DAI Z B, et al. Design of a reconfigurable parallel nonlinear feedback shift register structure targeted at stream cipher[J]. Journal of Shanghai Jiao Tong University, 2013, 47(1): 28-32.
|