[1]CRISTAL A, SANTANA O J, VALERO M, et al. Toward kilo-instruction processors [J]. ACM Transactions on Architecture and Code Optimization, 2004, 1(4): 389-417.[2]SUBRAMANIAM S. Improving processor efficiency by exploiting common-case behaviors of memory instructions [D]. Atlanta: Georgia Institute of Technology, 2009.[3]SHA T. Exploiting aggressive memory dependence speculation to simplify the store-load datapath [D]. Philadelphia:University of Pennsylvania, 2011.[4]LIPASTI M H, SHEN J P. The performance potential of value and dependence prediction [C]// Proceedings of the 3rd International Euro-Par Conference on Parallel Processing. Berlin: Springer, 1997: 1043-1052.[5]MOSHOVOS A, BREACH S E, VIJAYKUMAR T N, et al. Dynamic speculation and synchronization of data dependencies [J]. ACM SIGARCH Computer Architecture News, 1997, 25(2):181-193.[6]MOSHOVOS A. Memory dependence prediction [D]. Madison: University of Wisconsin, 1998.[7]CHRYSOS G Z, EMER J S. Memory dependence prediction using store sets [C]// Proceedings of the 25th Annual International Symposium on Computer Architecture. Washington, DC: IEEE Computer Society, 1998: 142-153.[8]SUBRAMANIAM S, LOH G H. Store vectors for scalable memory dependence prediction and scheduling [C]// Proceedings of the 12th International Symposium on High Performance Computer Architecture. Atlanta, GA: Conference Publications, 2006: 64-75.[9]STONE S S, WOLEY K M, FRANK M I. Address-indexed memory disambiguation and store-to-load forwarding [C]// Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC: IEEE Computer Society, 2005: 171-182.[10]KESSLER R E. The Alpha 21264 microprocessor [J]. IEEE Micro Magazine, 1999, 19(2): 24-36.[11]DOWECK J. Inside Intel core microarchitecture and smart memory access [EB/OL]. [2012-12-05]. http://www.intel.com/pressroom/kits/core2duo/pdf/ICM_whitepaper.pdf.[12]ROESNER F, BURGER D, KECKLER S W. Counting dependence predictors [C]// Proceedings of the 35th Annual International Symposium on Computer Architecture. Washington, DC: IEEE Computer Society, 2008: 215-226.[13]FANG C, CARR S, ONDER S, et al. Feedback-directed memory disambiguation through store distance analysis [C]// Proceedings of the 20th Annual International Conference on Supercomputing. New York: ACM Press, 2006: 278-287. |