Key techniques for fast instruction set simulator

doi:10.11772/j.issn.1001-9081.2015.05.1421

Journal of Computer Applications ›› 2015, Vol. 35 ›› Issue (5): 1421-1425.DOI: 10.11772/j.issn.1001-9081.2015.05.1421

Previous Articles Next Articles

Key techniques for fast instruction set simulator

FU Lin¹, HU Jin¹, LIANG Liping²

1. College of Physics and Microelectronics, Hunan University, Changsha Hunan 410082, China;
2. Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

Received:2014-12-17 Revised:2015-02-24 Online:2015-05-10 Published:2015-05-14

指令集仿真器的关键技术

付琳¹, 胡锦¹, 梁利平²

1. 湖南大学物理与微电子科学学院, 长沙 410082;
2. 中国科学院微电子研究所, 北京 100029

通讯作者: 付琳
作者简介:付琳(1990-),女,湖南邵阳人,硕士研究生,主要研究方向:多核DSP验证技术; 胡锦(1963-),男,湖南长沙人,教授,主要研究方向:电子系统与专用集成电路; 梁利平(1969-),男,湖北汉川人,研究员,博士,主要研究方向:高性能数字信号处理器/微处理器、高速混合信号集成电路设计.
基金资助:
湖南省科技计划项目(2014GK3002, 2014GK3148).

Abstract

Abstract:

In order to adapt to the the requirement of the Instruction Set Simulator (ISS) simulation speed in embedded system development, an improved ISS technology was put forward.The technology introduced instruction preprocessing, dynamic decode cache structure, multi-thread C function generation and dynamic scheduling technique based on the existing static multi-core simulator to achieve the optimization of the simulator performance. This technique has been applied successfully in forming OPT-ISS, which is based on IME-Diamond multi-core DSP processor. The experimental results show that this technique improves the simulation speed indeed.

Key words: multi-core, Instruction Set Simulator (ISS), multi-thread, decoding cache, C function generation

摘要：

为适应嵌入式系统开发中对指令集仿真器仿真速度的要求,提出一种改进的指令集仿真技术.该技术在现有的静态多核仿真器基础上引入指令预处理、动态译码缓存、多线程C函数生成和动态调度运行等技术,以实现对仿真器性能的优化.该技术已成功应用于中国科学院微电子所自主研发的IME-Diamond DSP处理器的多核指令集仿真器OPT-ISS中.实际应用程序测试结果表明,该技术在仿真速度提升方面有明显效果.

关键词: 多核, 指令集仿真器, 多线程, 译码缓存, C函数生成

CLC Number:

TP368.1

FU Lin, HU Jin, LIANG Liping. Key techniques for fast instruction set simulator[J]. Journal of Computer Applications, 2015, 35(5): 1421-1425.

付琳, 胡锦, 梁利平. 指令集仿真器的关键技术[J]. 计算机应用, 2015, 35(5): 1421-1425.

References

[1] YU Z, JIN H,ZOU N. Computer architecture software-based simulation [J].Journal of Software,2008,19(4):1051-1068.(喻之斌,金海,邹南海.计算机体系结构软件模拟技术[J].软件学报,2008,19(4):1051-1068.)
[2] WANG Y, WANG S. Optimization design and realization of IA instruction set simulator[J].Radio Engineering,38(11):49-51.(王颖,王赛宇.IA指令集仿真器的优化设计与实现[J].无线电工程,38(11):49-51.)
[3] ZHU J, GAJSKI D D. An ultra-fast instruction set simulator[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002, 10(3): 363-373.
[4] GUAN X, CHEN Z,DANG J. Design of fast SPARC V7 instruction set simulator[J].Computer Engineering and Design,2011,32(2):531-534.(关小川,陈朝晖,党纪红.快速SPARCV7指令集模拟器的设计方法[J].计算机工程与设计,2011,32(2):531-534.)
[5] LUO H, LIANG L, YE T.Technique for multi-core instruction-set simulator[J].Application Research of Computers, 2013,30(10):3035-3037.(罗汉青,梁利平,叶甜春.一种多核指令集仿真器构建技术[J].计算机应用研究,2013,30(10):3035-3037.)
[6] XUE B, ZHOU Y. Design of CPU simulator compatible with MIPS32 instruction set[J].Computer Engineering, 2009,35(1):263-265.(薛勃,周玉洁.MIPS32指令集兼容的CPU模拟器设计[J].计算机工程,2009,35(1):263-265.)
[7] BRAUN G, NOHL A, HOFFMANN A, et al. A universal technique for fast and flexible instruction-set architecture simulation[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23(12): 1625-1639.
[8] RESHADI M, MISHRA P, DUTT N. Instruction set compiled simulation: a technique for fast and flexible instruction set simulation[C]// Proceedings of the 40th Conference on Design Automation. Piscataway: IEEE, 2003:758-763.
[9] GAO X, ZHANG F, TANG Y, et al. SimOS-Goodson: a goodson-processor based multi-core full-system simulator[J].Journal of Software, 2007,18(4):1047-1055.(高翔,张福新,汤彦,等.基于龙芯CPU的多核全系统模拟器SimOS-Goodson[J].软件学报,2007,18(4):1047-1055.)
[10] HELMSTETTER C, JOLOBOFF V, ZHOU X, et al. Fast instruction set simulation using LLVM-based dynamic translation[C]// Proceedings of the 2011 International MultiConference of Engineers and Computer Scientists. Berlin: Springer, 2011: 212-216.
[11] WAGSTAFF H, GOULD M, FRANKE B, et al. Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description[C]// Proceedings of the 50th Annual Design Automation Conference. New York: ACM, 2013: 21.
[12] BÖHM I, EDLER von KOCH T J K, KYLE S C, et al. Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator[C]// Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. New York: ACM, 2011: 74-85.
[13] HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach[M]. 3rd ed. ZHENG W,TANG Z,WANG D, translated. Beijing: Publishing House of Electronics Industry, 2004:31.(HENNESSY J L, PATTERSON D A.计算机体系结构:量化研究方法[M]. 3版.郑纬民,汤志忠,汪东升,译.北京:电子工业出版社,2004:31.)

[1]	MENG Huiling, WANG Yaobin, LI Ling, YANG Yang, WANG Xinyi, LIU Zhiqin. Loop-level speculative parallelism analysis of kernel program in TACLeBench [J]. Journal of Computer Applications, 2021, 41(9): 2652-2657.
[2]	AN Xin, YANG Haijiao, LI Jianhua, REN Fuji. Dynamic mapping method for heterogeneous multi-core system under thermal safety constraint [J]. Journal of Computer Applications, 2021, 41(9): 2631-2638.
[3]	AN Xin, XIA Jinwei, YANG Haijiao, OUYANG Yiming, REN Fuji. Discrete controller synthesis based resource management method of heterogeneous multi-core processor system [J]. Journal of Computer Applications, 2020, 40(6): 1698-1706.
[4]	AN Xin, KANG An, XIA Jinwei, LI Jianhua, CHEN Tian, REN Fuji. Heterogeneous sensing multi-core scheduling method based on machine learning [J]. Journal of Computer Applications, 2020, 40(10): 3081-3087.
[5]	AN Xin, ZHANG Ying, KANG An, CHEN Tian, LI Jianhua. Machine learning based online mapping approach for heterogeneous multi-core processor system [J]. Journal of Computer Applications, 2019, 39(6): 1753-1759.
[6]	HAN Litao, LIU Hailong, KONG Qiaoli, YANG Fanlin. Parallel algorithm for hillshading under multi-core computing environment [J]. Journal of Computer Applications, 2017, 37(7): 1911-1915.
[7]	LU Dongdong, HE Qingfa. Parallel instance recovery method based on multi-thread [J]. Journal of Computer Applications, 2016, 36(4): 1002-1007.
[8]	JIANG Jianchun, CHEN Huiling, DENG Lu, ZHAO Jianpeng. Configuration tool design based on control-oriented multi-core real-time operating system [J]. Journal of Computer Applications, 2016, 36(3): 765-769.
[9]	SHI Cunfeng, LI Zheng, GUO Junxia, ZHAO Ruilian. Generation method of thread scheduling sequence based on all synchronization pairs coverage criteria [J]. Journal of Computer Applications, 2015, 35(7): 2004-2008.
[10]	FANG Juan GUO Mei DU Wenjuan LEI Ding. Low-power oriented cache design for multi-core processor [J]. Journal of Computer Applications, 2013, 33(09): 2404-2409.
[11]	HUANG Pinfeng ZHAO Rongcai YAO Yuan ZHAO Jie. Parallel cost model for heterogeneous multi-core processors [J]. Journal of Computer Applications, 2013, 33(06): 1544-1547.
[12]	KE Qi ZHONG Cheng CHEN Qingyuan LU Xiangyan. Communication-efficient parallel sorting integers sequence on multi-core cluster [J]. Journal of Computer Applications, 2013, 33(03): 821-824.
[13]	LI Qian XIAO Ping. Dalvik virtual machine performance improvement based on hybrid concurrent model [J]. Journal of Computer Applications, 2012, 32(06): 1727-1729.
[14]	NI Sheng-qiao TANG Chang-jie YANG Ning ZUO Jie. Gene expression programming algorithm based on multi-threading evaluator [J]. Journal of Computer Applications, 2012, 32(04): 986-989.
[15]	YU Tao WU Wei-dong. Improved L7-Filter's pattern matching algorithm based on multi-core processors [J]. Journal of Computer Applications, 2012, 32(03): 609-613.

Key techniques for fast instruction set simulator

指令集仿真器的关键技术

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics