[1] 张建勋,古志民.帮助线程预取技术研究综述[J].计算机科学,2013,40(7):19-23.(ZHANG J X, GU Z M. Survey of helper thread prefetching[J]. Computer Science, 2013, 40(7):19-23.) [2] LEE J, JUNG C, LIM D, et al. Prefetching with helper threads for loosely coupled multiprocessor systems[J]. IEEE Transactions on Parallel and Distributed Systems, 2009, 20(9):1309-1324. [3] GU Z M, FU Y X, ZHENG N H, et al. Improving performance of the irregular data intensive application with small workload for CMPs[C]//ICPPW 2011:Proceedings of 40th International Conference on Parallel Processing Workshops. Piscataway, NJ:IEEE, 2011:279-288. [4] HUANG Y, TANG J, GU Z M, et al. The performance optimization of threaded prefetching for linked data structures[J]. International Journal of Parallel Programming, 2012, 40(2):141-163. [5] 张建勋,古志民,胡潇涵,等.面向非规则大数据分析应用的多核帮助线程预取方法[J].通信学报,2014,35(8):137-146. (ZHANG J X, GU Z M, HU X H, et al. Multi-core helper thread prefetching for irregular data intensive applications[J]. Journal on Communications, 2014, 35(8):137-146.) [6] ALAMLDEEN A R, WOOD D A. Interactions between compression and prefetching in chip multiprocessors[C]//HPCA 2007:Proceedings of the 13th International Symposium of High Performance Computer Architecture. Washington, DC:IEEE Computer Society, 2007:228-239. [7] LEE C J, MUTLU O, NARASIMAN V, et al. Prefetch-aware DRAM controllers[C]//MICRO 2008:Proceedings of the 41st IEEE/ACM International Symposium on Microarchitecture. Washington, DC:IEEE Computer Society, 2008:200-209. [8] ANNAVARAM M, PATEL J M, DAVIDSON E S. Data prefetching by dependence graph precomputation[C]//ISCA 2011:Proceedings of the 28th Annual International Symposium on Computer Architecture. New York:ACM, 2001:52-61. [9] MOSHOVOS A, PNEVMATIKATOS D N, BANIASADI A. Slice-processors:an implementation of operation-based prediction[C]//ICS 2001:Proceedings of the 15th International Conference on Supercomputing. New York:ACM, 2001:321-334. [10] ZILLES C B, SOHI G. Execution-based prediction using speculative slices[C]//ISCA 2001:Proceedings of the 28th Annual International Symposium on Computer Architecture. New York:ACM, 2001:2-13. [11] 欧国东.基于线程的数据预取技术研究[D].长沙:国防科学技术大学,2011. (OU G D. Research on thread-based data prefetching techniques[D]. Changsha:National University of Defense Technology, 2011.) [12] HOU R, ZHANG L B, HU W W. Accelerating sequential programs on chip multiprocessors via dynamic prefetching thread[J]. Microprocessors and Microsystems, 2007, 3(31):200-211. [13] COLLINS J D, WANG H, TULLSEN D M. Speculative precomputation:long-range prefetching of delinquent loads[C]//ISCA 2001:Proceedings of the 28th Annual International Symposium on Computer Architecture. New York:ACM, 2001:14-25. [14] ROTH A, SOHI G S. Speculative data-driven multithreading[C]//HPCA 2001:Proceedings of the 7th International Conference on High Performance Computer Architecture. Washington, DC:IEEE Computer Society, 2001:191-202. [15] WON W R, GAUDIOT J L. Speculative pre-execution assisted by compiler (SPEAR)[J]. Journal of Parallel and Distributed Computing, 2006, 66(8):1076-1089. [16] ERANIAN S. Perfmon2[EB/OL].[2016-04-15]. http://perfmon2.sourceforge.net/. |