[1] BEDESCHI F, RESTA C, KHOURI O, et al. An 8 MB demonstrator for high-density 1.8V phase-change memories[C]//Proceedings of the 2004 Symposium on VLSI Circuits. Piscataway, NJ:IEEE, 2004:442-445. [2] DHIMAN G, AYOUB R, ROSING T. PDRAM:a hybrid PRAM and DRAM main memory system[C]//DAC'09:Proceedings of the 46th Annual Design Automation Conference. New York:ACM, 2009:664-669. [3] RAMOS L E, GORBATOV E, BIANCHINI R. Page placement in hybrid memory systems[C]//ICS'11:Proceedings of the 2011 International Conference on Supercomputing. New York:ACM, 2011:85-95. [4] PARK H, YOO S, LEE S. Power management of hybrid DRAM/PRAM-based main memory[C]//DAC'11:Proceedings of the 48th Design Automation Conference. New York:ACM, 2011:59-64. [5] QURESHI M K, SRINIVASAN V, RIVERS J A. Scalable high performance main memory system using phase-change memory technology[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3):24-33. [6] LEE B C, IPEK E, MUTLU O, et al. Architecting phase change memory as a scalable DRAM alternative[C]//ISCA'09:Proceedings of the 36th Annual International Symposium on Computer Architecture. New York:ACM, 2009:2-13. [7] FERREIRA A P, ZHOU M, BOCK S, et al. Increasing PCM main memory lifetime[C]//DATE'10:Proceedings of the 2010 Design, Automation & Test in Europe Conference & Exhibition. Washington, DC:IEEE Computer Society, 2010:914-919. [8] JOO Y, NIU D, DONG X, et al. Energy- and endurance-aware design of phase change memory caches[C]//Proceedings of the 2010 Design, Automation & Test in Europe Conference & Exhibition. Piscataway, NJ:IEEE, 2010:136-141. [9] BURR G W, KURDI B N, SCOTT J C, et al. Overview of candidate device technologies for storage-class memory[J]. IBM Journal of Research & Development, 2008, 52(4):449-464. [10] MLADENOV R. An efficient non-volatile main memory using phase change memory[C]//CompSysTech'12:Proceedings of the 13th International Conference on Computer Systems and Technologies. New York:ACM, 2012:45-51. [11] PARK Y, LIM S-H, LEE C, et al. PFFS:a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash[C]//SAC'08:Proceedings of the 2008 ACM Symposium on Applied Computing. New York:ACM, 2008:1498-1503. [12] ZHOU P, ZHAO B, YANG J, et al. A durable and energy efficient main memory using phase change memory technology[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3):14-23. [13] PARK S K, SEOK H, SHIN D-J, et al. PRAM wear-leveling algorithm for hybrid main memory based on data buffering, swapping, and shifting[C]//SAC'12:Proceedings of the 2012 ACM Symposium on Applied Computing. New York:ACM, 2012:1643-1644. [14] DONG J, ZHANG L, HAN Y, et al. Wear rate leveling:Lifetime enhancement of PRAM with endurance variation[C]//DAC'11:Proceedings of the 48th Design Automation Conference. New York:ACM, 2011:972-977. [15] YUN J, LEE S, YOO S. Bloom filter-based dynamic wear leveling for phase-change RAM[C]//DATE'12:Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition. Washington, DC:IEEE Computer Society, 2012:1513-1518. |