基于NetMagic平台的MD5算法硬件加速模型

doi:10.11772/j.issn.1001-9081.2015.04.0991

计算机应用 ›› 2015, Vol. 35 ›› Issue (4): 991-995.DOI: 10.11772/j.issn.1001-9081.2015.04.0991

基于NetMagic平台的MD5算法硬件加速模型

孟祥扬, 林琦

武警工程大学信息工程系, 西安 710086

收稿日期:2014-10-22 修回日期:2015-01-19 出版日期:2015-04-10 发布日期:2015-04-08
通讯作者: 孟祥扬
作者简介:孟祥扬(1979-),男,天津人,讲师,硕士,主要研究方向:嵌入式系统设计、计算机软硬件协同设计、网络安全; 林琦(1982-),男,甘肃陇南人,硕士,主要研究方向:嵌入式系统设计。
基金资助:
国家973计划项目(2009CB320503, 2012CB315906);国家863计划项目(2011AA01A10)。

Hardware acceleration model of MD5 algorithm based on NetMagic platform

MENG Xiangyang, LIN Qi

Department of Information Engineering, Engineering University of Armed Police Force, Xi'an Shaanxi 710086, China

Received:2014-10-22 Revised:2015-01-19 Online:2015-04-10 Published:2015-04-08

摘要/Abstract

摘要：

针对MD5软件实现方法存在占用资源大、安全性差等缺点,提出了基于NetMagic平台的MD5硬件加速模型设计方案,并基于ModelSim和NetMagic平台对提出的非流水线与流水线硬件加速模型进行验证、分析。相比非流水线硬件加速模型,流水线硬件加速模型能提高MD5运算效率5倍,可用于网络处理器等硬件加密引擎,有效提高网络处理器等硬件设备的安全性和处理效率。

关键词: 信息摘要算法5, NetMagic平台, 硬件加速, 硬件编码

Abstract:

Aiming at the disadvantages of MD5 software such as large occupancy of resources and poor security, a hardware acceleration model of MD5 was put forward based on NetMagic platform, and then the non-streamlined and streamlined hardware acceleration models were verified and analyzed based on ModelSim and NetMagic platforms. Compared to non-streamlined acceleration model, the streamlined acceleration model can improve the operation efficiency of MD5 for five times. Its achievement can be applied to hardware encryption engine such as the network processor, which can effectively improve the security and processing efficiency of hardware equipment including the network processor.

Key words: Message Digest algorithm 5 (MD5), NetMagic platform, hardware acceleration, hardware encode

中图分类号:

TP393

孟祥扬, 林琦. 基于NetMagic平台的MD5算法硬件加速模型[J]. 计算机应用, 2015, 35(4): 991-995.

MENG Xiangyang, LIN Qi. Hardware acceleration model of MD5 algorithm based on NetMagic platform[J]. Journal of Computer Applications, 2015, 35(4): 991-995.

参考文献

[1] RIVEST R. RFC1321, the MD5 message-digest algorithm[S]. Geneva: IETF, 1992.
[2] JARVINEN K, TOMMISKA M,SKYTTA J. Hardware implementation analysis of the MD5 Hash algorithm[C]// Proceedings of the 38th Annual Hawaii International Conference on System Sciences. Piscataway: IEEE Press, 2005:298a.
[3] HONG Q, ZHOU Q, WANG Y, et al. Research and hardware realization of MD5 algorithm based on Hash function[J]. Computer Engineering, 2013,39(3):137-141.(洪琪,周琴琴,王永亮,等. 基于Hash函数的MD5算法研究和硬件实现[J].计算机工程,2013,39(3):137-141).
[4] CHEN S, HUANG W. FPGA Implementation of MD5 algorithm[J]. Information Security and Communications Privacy,2007(6):129-130.(陈松,黄炜. MD5算法的FPGA实现[J].信息安全与通信保密,2007(6):129-130.)
[5] LIU K, CHE M, QIN C. A high throughput FPGA implementation of MD5 algorithm[J]. Microprocessors,2008,29(1):188-191.(刘凯,车明,秦存秀. 一种高吞吐量MD5算法的FPGA实现[J]. 微处理机,2008, 29(1):189-190.)
[6] MAO X, LI T, SUN Z. NetMagic innovative experimental platform design guide[M]. Changsha: National Defense University Press,2012: 23-52.(毛席龙, 李韬, 孙志刚. NetMagic创新实验平台设计指南[M].长沙:国防科技大学出版社,2012:23-52.)
[7] SU Q, CHEN Y, JIA C, et al. Design and implementation of access and control method for NetMagic[C]// Proceedings of the 2011 International Conference on Mechatronic Science, Electric Engineering and Computer. Piscataway: IEEE Press, 2011:346-349.
[8] NetMagic. How to develop NetMagic rapidly[EB/OL].[2014-05-10].http://www.netmagic.org/Netmagic_specification&whitepapers/Startup_How%20to%20Develop%20NetMagic%20Rapidly.pdf.(NetMagic.如何开发NetMagic平台[EB/OL].[2014-05-10].http://www.netmagic.org/Netmagic_specification&whitepapers/Startup_How%20to%20Develop%20NetMagic%20Rapidly.pdf.)
[9] WANG Y, ZHAO Q, JIANG L, et al. Ultra high throughput implementations for MD5 Hash algorithm on FPGA [C]// Proceedings of the Second International Conference on High Performance Computing and Applications, LNCS 5938. Berlin: Springer-Verlag, 2010: 435-440.
[10] LIU T, LOU X. FPGA digital electronic systems design and development examples navigation[M]. Beijing: Posts and Telecom Press,2005:84-126.(刘韬,楼兴华. FPGA数字电子系统设计与开发实例导航[M].北京: 人民邮电出版社,2005:84-126.)
[11] ZHOU R, SU L. Quartus II-based digital system Verilog HDL design example explanation[M]. Beijing: Publishing House of Electronics Industry,2010:23-89.(周润景, 苏良碧. 基于Quartus II的数字系统Verilog HDL设计实例详解[M].北京:电子工业出版社,2010:23-89.)

基于NetMagic平台的MD5算法硬件加速模型

Hardware acceleration model of MD5 algorithm based on NetMagic platform

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 5

编辑推荐

Metrics

[1]	王晓峰, 蒋彭龙, 周辉, 赵雄波. 面向卷积神经网络的高并行度FPGA加速器设计[J]. 计算机应用, 2021, 41(3): 812-819.
[2]	张雲轲, 刘丹. 基于小型Zynq SoC硬件加速的改进TINY YOLO实时车辆检测算法实现[J]. 计算机应用, 2019, 39(1): 192-198.
[3]	范宏伟, 胡宇翔, 兰巨龙. 两段式虚拟网络功能硬件加速资源部署机制[J]. 计算机应用, 2018, 38(9): 2575-2580.
[4]	陆忠华陈定方. 基于粒子约束的布料实时模拟[J]. 计算机应用, 2011, 31(01): 289-292.
[5]	李瑞瑞张一天秦桂明秦开怀. 并行绘制系统中基于网络处理单元的图像合成及显示[J]. 计算机应用, 2011, 31(01): 11-15.