Journal of Computer Applications ›› 2014, Vol. 34 ›› Issue (9): 2738-2741.DOI: 10.11772/j.issn.1001-9081.2014.09.2738

Previous Articles     Next Articles

On-line debugging technique for new programmable logic controller system based on field programmable gate array

LUO Kui,YAN Yi   

  1. School of Computer Science and Technology, Hangzhou Dianzi University, Hangzhou Zhejiang 310018, China
  • Received:2014-02-20 Revised:2014-05-13 Online:2014-09-30 Published:2014-09-01
  • Contact: LUO Kui
  • Supported by:

    National Science Foundation of P.R.China

基于现场可编程门阵列的新型可编程逻辑控制器在线调试技术

罗奎,严义   

  1. 杭州电子科技大学 计算机学院,杭州 310018
  • 通讯作者: 罗奎
  • 作者简介: 
    罗奎(1987-),女,湖北黄冈人,硕士研究生,主要研究方向:FPGA在智能控制中的应用;
    严义(1961-),男,浙江杭州人,教授,博士生导师,主要研究方向:智能控制、仪器仪表。
  • 基金资助:

    国家自然科学基金资助项目;国家863计划项目

Abstract:

In order to realize online monitoring of the new Programmable Logic Controller based on Field Programmable Gate Array (FPGA based PLC), a broader approach employed FPGA technology for debuging embedded SoC (System on Chip) was introduced. A monitoring system which composed of ModBus module and Double RAM (DRAM) module primary was designed on FPGA chip to improve data communication efficiency between target SoC and monitor terminal. The monitoring system realized ModBus-RTU communication on the basis of UART, and the status data transmitted to PC through serial port. The DRAM module was shared by target SoC and PC, and the data exchange was realized by using the interrupt mechanism. By applying the proposed approach, the communication time that the target CPU spended in handling monitor procedures can be shortened to 0.002%, which ensures the real-time performance of monitoring data transmission and improves the control performance of SoC. The precept's feasibility was verified on Altera's FPGA chip.

摘要:

针对基于现场可编程门阵列(FPGA)的新型可编程逻辑控制器(FPGA based PLC)的在线监控问题,提出了泛化的基于FPGA技术对嵌入式片上系统(SoC)进行在线监控的方法。该方法设计了一个FPGA片上通信系统,系统内部固化基于UART的ModBus通信协议栈,通过串口与计算机上位机进行通信;采用双口RAM(DRAM)作为与监控对象间共享的数据缓存区,通过中断机制实现缓存数据的同步交换。性能分析结果表明,该方法将SoC处理监控通信的时间百分比降低至0.002%,确保了监控数据传送的实时性,且使SoC能够获得更佳控制性能。在Altera的cycloneⅡ系列芯片开发板上验证了方案的可行性。

CLC Number: