Network conversion gateway based on DSP and FPGA

doi:10.3724/SP.J.1087.2011.02617

Journal of Computer Applications ›› 2011, Vol. 31 ›› Issue (10): 2617-2620.DOI: 10.3724/SP.J.1087.2011.02617

• Network and communications • Previous Articles Next Articles

Network conversion gateway based on DSP and FPGA

CHEN Ming, SONG Bao, TANG Xiao-qi

National Numerical Control System Engineering Research Center, Huazhong University of Science and Technology, Wuhan Hubei 430074, China

Received:2011-04-22 Revised:2011-06-07 Online:2011-10-11 Published:2011-10-01

基于DSP和FPGA的网络转换网关

陈明,宋宝,唐小琦

华中科技大学国家数控系统工程技术研究中心,武汉430074

通讯作者: 陈明
作者简介:陈明(1986-),男,四川广安人,硕士研究生,主要研究方向:数控;宋宝(1974-),女,湖北黄冈人,副教授,博士,主要研究方向:数控、交流伺服驱动;唐小琦(1957-),男,湖南邵东人,教授,博士生导师,博士,主要研究方向:数控、交流伺服驱动、非线性运动控制。
基金资助:
国家自然科学基金资助项目(50875099;20100192);国家重大科技专项(2010ZX0417-011)

Abstract

Abstract: With Digital Signal Processor (DSP) and Field Programmable Gate Array (FPGA) adopted as the kernel processors, the embedded network conversion gateway of high real-time was designed to realize the conversion between fieldbus and Ethernet. The conversion was finished on the physical layer and the data link layer, and the problem of direct communications between fieldbus and Ethernet was solved. The experimental results indicate that the feasibility and effectiveness of the design satisfy the requirements.

Key words: fieldbus, Ethernet, embedded gateway, protocol conversion, Digital Signal Processor (DSP), Field Programmable Gate Array (FPGA)

摘要： 以高性能的DSP+FPGA作为核心处理芯片构成硬件平台,开发了一种实时性强的现场总线NCUC-Bus与以太网转换的嵌入式网络转换网关。该网关在网络的物理层和数据链路层完成协议转换,解决了现场总线和以太网无法实现直接通信的问题。通过实验证明,该设计的可行性和有效性达到设计要求。

关键词: 现场总线, 以太网, 嵌入式网关, 协议转换, 数字信号处理器, 现场可编程门阵列

CLC Number:

CHEN Ming SONG Bao TANG Xiao-qi. Network conversion gateway based on DSP and FPGA[J]. Journal of Computer Applications, 2011, 31(10): 2617-2620.

陈明宋宝唐小琦. 基于DSP和FPGA的网络转换网关[J]. 计算机应用, 2011, 31(10): 2617-2620.

[1]	Yingjie MA, Jing XIAO, Geng ZHAO, Ping ZENG, Yatao YANG. Controllable grid multi-scroll chaotic system family and its hardware circuit implementation [J]. Journal of Computer Applications, 2023, 43(3): 956-961.
[2]	Binwei SONG, Yao WANG. Low-cost pay-per-use licensing scheme for FPGA intellectual property protection [J]. Journal of Computer Applications, 2023, 43(10): 3142-3148.
[3]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[4]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[5]	SUN Peng, XIAO Jing, ZHAO Haimeng, LIU Fan, YAN Lei, ZHAO Hongying. Design and implementation of SIFT algorithm for UAV remote sensing image based on DSP platform [J]. Journal of Computer Applications, 2020, 40(4): 1237-1242.
[6]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[7]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[8]	QU Qiji, ZHENG Lin. Design and implementation of embedded multi-gateway system based on 6LoWPAN [J]. Journal of Computer Applications, 2018, 38(9): 2593-2597.
[9]	TANG Guofei, ZHOU Haifang, TAN Qingping. Design and implementation of space-borne parallel remote sensing image compression system based on multi-core DSP [J]. Journal of Computer Applications, 2017, 37(5): 1246-1250.
[10]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[11]	HUANG Shengbing, ZHENG Qilong, GUO Lianwei. SIMD compiler optimization by selecting single or double word mode for clustered VLIW DSP [J]. Journal of Computer Applications, 2015, 35(8): 2371-2374.
[12]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.
[13]	CAO Mengchao, LIU Hua. Vibration measurement system based on ZigBee and Ethernet [J]. Journal of Computer Applications, 2015, 35(10): 3000-3003.
[14]	LI Kai HE Songhua OU Jianping. Research and application of matching communications between Virtex-5 GTP and Virtex-6 GTX [J]. Journal of Computer Applications, 2014, 34(2): 325-328.
[15]	ZHANG Wenkai GUAN Guixia ZHAO Haimeng WANG Zhiming WU Taixia YAN Lei. Design of multi-serial communication for micro-satellite simulation system [J]. Journal of Computer Applications, 2013, 33(12): 3477-3481.

Network conversion gateway based on DSP and FPGA

基于DSP和FPGA的网络转换网关

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics