Research and implementation of PCI interface based on FPGA in high-speed communication

Journal of Computer Applications ›› 2005, Vol. 25 ›› Issue (11): 2717-2719.

• Typical applications • Previous Articles Next Articles

Research and implementation of PCI interface based on FPGA in high-speed communication

Computer Science Department,Xiamen University,Xiamen Fujian 361005,China

Received:1900-01-01 Revised:1900-01-01 Online:2005-11-01 Published:2005-11-01

高速通信中基于FPGA的PCI总线接口研究与设计

吴德铭，陆达

厦门大学计算机科学系

基金资助:
国家863计划项目(2003AA755024)

Abstract

Abstract: Some common methods for implementing PCI interface were introduced and their advantages and disadvantages were analysed.An implementing method of PCI interface in high-speed communication of multiprocessor by using Xilinx PCI softcore was proposed.The PCI interface integrated PCI core,two asynchronous First-In First-Out(FIFO) data buffers and one transceiver,which was implemented in one FPGA.The PCI interface works reliably and easily and can be applied to multiprocessor high-speed communication.

Key words: FPGA, PCI core, PCI bus, FIFO, interface design

摘要： 介绍目前PCI总线接口的常用实现方法及其优缺点，提出了一种利用Xilinx公司的PCI软核来实现多处理机高速通信中PCI接口的方法。该方法采用紧凑设计思想，通过把PCI软核、先进先出数据缓冲器（FIFO）和收发器结合起来完整实现PCI接口通信功能，并实现在一个FPGA芯片中。该PCI接口结构紧凑工作可靠，容易扩展应用在多处理机间的高速通信中。

关键词: 现场可编程门阵列, PCI核, PCI总线, 先进先出, 接口设计

CLC Number:

TP336

WU De-ming,LU Da. Research and implementation of PCI interface based on FPGA in high-speed communication[J]. Journal of Computer Applications, 2005, 25(11): 2717-2719.

吴德铭;陆达. 高速通信中基于FPGA的PCI总线接口研究与设计[J]. 计算机应用, 2005, 25(11): 2717-2719.

[1]	Yunfei SHEN, Fei SHEN, Fang LI, Jun ZHANG. Deep neural network model acceleration method based on tensor virtual machine [J]. Journal of Computer Applications, 2023, 43(9): 2836-2844.
[2]	Yingjie MA, Jing XIAO, Geng ZHAO, Ping ZENG, Yatao YANG. Controllable grid multi-scroll chaotic system family and its hardware circuit implementation [J]. Journal of Computer Applications, 2023, 43(3): 956-961.
[3]	Binwei SONG, Yao WANG. Low-cost pay-per-use licensing scheme for FPGA intellectual property protection [J]. Journal of Computer Applications, 2023, 43(10): 3142-3148.
[4]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[5]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[6]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[7]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[8]	YAO Zhicheng, WU Zhihui, YANG Jian, ZHANG Shengkui. FIR correction filter design and FPGA implementation for array mutual coupling error [J]. Journal of Computer Applications, 2019, 39(8): 2374-2380.
[9]	ZHANG Wang, JIA Jia, MENG Yuan, BAI Xu. Research and design of AES algorithm based on high-level synthesis [J]. Journal of Computer Applications, 2017, 37(5): 1341-1346.
[10]	TAN Haiqing, CHEN Zhengguo, CHEN Wei, XIAO Nong. Design of DDR3 protocol parsing logic based on FPGA [J]. Journal of Computer Applications, 2017, 37(5): 1223-1228.
[11]	LI Shenglan, JIANG Hongxu, FU Weijian, CHEN Jiao. Design of DMA controller for multi-channel transmission system based on PCIe [J]. Journal of Computer Applications, 2017, 37(3): 691-694.
[12]	MAI Taotao, PAN Xiaozhong, WANG Yaqi, SU Yang. Predefined-class based algorithm for compact regular expression matching [J]. Journal of Computer Applications, 2017, 37(2): 397-401.
[13]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[14]	ZHUO Yannan, LIU Qiang, JIANG Lei, DAI Qiong. High-performance regular expressions matching algorithm based on improved FPGA circuit [J]. Journal of Computer Applications, 2016, 36(4): 927-930.
[15]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.

Research and implementation of PCI interface based on FPGA in high-speed communication

高速通信中基于FPGA的PCI总线接口研究与设计

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics