Parallel architecture for lifting-based 2DDWT algorithm

Journal of Computer Applications ›› 2011, Vol. 31 ›› Issue (12): 3366-3369.

• Graphics and image technology • Previous Articles Next Articles

Parallel architecture for lifting-based 2DDWT algorithm

TIAN Bao-hua,LI Bao-feng

School of Computer, National University of Defense Technology, Changsha Hunan 410073,China

Received:2011-05-25 Revised:2011-07-14 Online:2011-12-12 Published:2011-12-01
Contact: TIAN Bao-hua

二维离散小波提升变换算法的并行结构设计

田宝华¹,李宝峰²

1. 国防科学技术大学计算机学院,长沙 410073
2. 国防科学技术大学计算机学院，长沙 410073

通讯作者: 田宝华

Abstract

Abstract: A 2x2 parallel architecture for the lifting-based 2D Discrete Wavelet Transform (2DDWT) is presented. The architecture exploits three inherent parallelisms in 2DDWT - row parallel, column parallel and row-column parallel to improve the execution speed and reduce the memory requirement. The proposal takes N2/4+N/2+1 clocks to transform a N×N image while only 3N internal memory is required. The architecture is verified by simulation and implemented in a StratixⅡFPGA

Key words: Discrete Wavelet Transform (DWT), parallel atchitecture, Field Programmable Gate Array (FPGA)

摘要： 提出了一种二维离散小波提升变换（2DDWT）的2×2并行结构。该结构充分利用了2DDWT算法固有的行并行、列并行、行列并行的三种并行性，有效提高了算法执行速度，同时显著降低了硬件存储需求。处理N×N图像的时间为N2/4+N/2+1，系统存储需求为3N。FPGA实现结果证明了本设计的正确性和有效性。

关键词: 二维离散小波提升整数变换, 并行结构, 现场可编程门阵列

CLC Number:

TP302

TIAN Bao-hua LI Bao-feng. Parallel architecture for lifting-based 2DDWT algorithm[J]. Journal of Computer Applications, 2011, 31(12): 3366-3369.

田宝华李宝峰. 二维离散小波提升变换算法的并行结构设计[J]. 计算机应用, 2011, 31(12): 3366-3369.

[1]	Yingjie MA, Jing XIAO, Geng ZHAO, Ping ZENG, Yatao YANG. Controllable grid multi-scroll chaotic system family and its hardware circuit implementation [J]. Journal of Computer Applications, 2023, 43(3): 956-961.
[2]	Binwei SONG, Yao WANG. Low-cost pay-per-use licensing scheme for FPGA intellectual property protection [J]. Journal of Computer Applications, 2023, 43(10): 3142-3148.
[3]	HUANG Chengcheng, DONG Xiaoxiao, LI Zhao. Deep pipeline 5×5 convolution method based on two-dimensional Winograd algorithm [J]. Journal of Computer Applications, 2021, 41(8): 2258-2264.
[4]	WANG Xiaofeng, JIANG Penglong, ZHOU Hui, ZHAO Xiongbo. Design of FPGA accelerator with high parallelism for convolution neural network [J]. Journal of Computer Applications, 2021, 41(3): 812-819.
[5]	XU Yingxin, SUN Lei, ZHAO Jiancheng, GUO Songhui. Virtual field programmable gate array placement strategy based on ant colony optimization algorithm [J]. Journal of Computer Applications, 2020, 40(3): 747-752.
[6]	LEI Xiaokang, YIN Zhigang, ZHAO Ruilian. FPGA-based convolutional neural network fixed-point acceleration [J]. Journal of Computer Applications, 2020, 40(10): 2811-2816.
[7]	CHEN Shanxue, QI Ruolan, TANG Yiyuan. Multi-purpose watermark algorithm for color image based on multiple transform domains [J]. Journal of Computer Applications, 2018, 38(8): 2274-2279.
[8]	CHEN Shuqin, LI Zhi, CHENG Xinyu, GAO Qi. Dual watermarking algorithm based on human visual characteristics and SIFT [J]. Journal of Computer Applications, 2017, 37(7): 1936-1942.
[9]	XUE Jun, DUAN Fajie, JIANG Jiajia, LI Yanchao, YUAN Jianfu, WANG Xianquan. Parallel cyclic redundancy check Verilog program generating method based on Matlab [J]. Journal of Computer Applications, 2016, 36(9): 2503-2507.
[10]	XIE Bin, YANG Liqing, CHEN Qin. Improved adaptive linear minimum mean square error channel estimation algorithm in discrete wavelet transform domain based on empirical mode decomposition-singular value decomposition difference spectrum [J]. Journal of Computer Applications, 2016, 36(11): 3033-3038.
[11]	XIAO Zhenjiu, SUN Jian, WANG Yongbin, JIANG Zhengtao. Wavelet domain digital watermarking method based on fruit fly optimization algorithm [J]. Journal of Computer Applications, 2015, 35(9): 2527-2530.
[12]	XIN Xiaoxia, WANG Yi, LI Renfa. FPGA-based implementation for fault detection of SMS4 [J]. Journal of Computer Applications, 2015, 35(2): 420-423.
[13]	LI Kai HE Songhua OU Jianping. Research and application of matching communications between Virtex-5 GTP and Virtex-6 GTX [J]. Journal of Computer Applications, 2014, 34(2): 325-328.
[14]	ZHANG Wenkai GUAN Guixia ZHAO Haimeng WANG Zhiming WU Taixia YAN Lei. Design of multi-serial communication for micro-satellite simulation system [J]. Journal of Computer Applications, 2013, 33(12): 3477-3481.
[15]	LIN Shiyao WU Chongyang LI Ruifeng. Embedded motion controller design based on RTEX network [J]. Journal of Computer Applications, 2013, 33(12): 3604-3607.

Parallel architecture for lifting-based 2DDWT algorithm

二维离散小波提升变换算法的并行结构设计

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics