[1] DEHON A. Fundamental underpinnings of reconfigurable computing architectures[J]. Proceedings of the IEEE, 2015, 103(3):355-378. [2] ROSSI D, CAMPI F, DELEDDA A, et al. A heterogeneous digital signal processor implementation for dynamically reconfigurable computing[C]//CICC'09:Proceedings of the 2009 Custom Integrated Circuits Conference. Piscataway, NJ:IEEE, 2009:641-644. [3] GENG T, LIU L, YIN S, et al. Parallelization of computing-intensive tasks of the H.264 high profile decoding algorithm on a reconfigurable multimedia system[J]. IEICE Transactions on Information & Systems, 2010, 93-D(12):3223-3231. [4] 陈韬,罗兴国,李校南,等.一种基于流处理框架的可重构分簇式分组密码处理结构模型[J].电子与信息学报,2014,36(12):3027-3034.(CHEN T, LUO X G, LI X N, et al. An architecture of stream based reconfigurable clustered block cipher processing array[J]. Journal of Electronics & Information Technology, 2014, 36(12):3027-3034.) [5] HUANG M, NARAYANA V, BAKHOUYA M, et al. Efficient mapping of task graphs onto reconfigurable hardware using architectural variants[J]. IEEE Transactions on Computers, 2012, 61(9):1354-1360. [6] JIAN Y C, WANG J F. Temporal partitioning data flow graphs for dynamically reconfigurable computing[J]. IEEE Transactions on Very Large Scale Integration Systems, 2007, 15(12):1351-1361. [7] OUNI B, AYADI R, MTIBAA A. Temporal partitioning of data flow graph for dynamically reconfigurable architecture[J]. Journal of Systems Architecture, 2011, 57(8):790-798. [8] OU C W, RANKA S. Parallel incremental graph partitioning[J]. IEEE Transactions on Parallel & Distributed Systems, 1997, 8(8):884-896. [9] CARDOSO J, P O M, DINIZ P C, et al. Compiling for reconfigurable computing:a survey[J]. ACM Computing Surveys, 2010, 42(4):1301-1365. [10] YIN C, YIN S, LIU L, et al. Temporal partitioning algorithm for a coarse-grained reconfigurable computing architecture[C]//Proceedings of the 2009 IEEE International Symposium on Integrated Circuits. Piscataway, NJ:IEEE, 2009:659-662. [11] PURNA K M G, BHATIA D. Temporal partitioning and scheduling data flow graphs for reconfigurable computers[J]. IEEE Transactions on Computers, 1999, 48(6):579-590. [12] 周博,邱卫东,谌勇辉,等.基于簇的层次敏感的可重构系统任务划分算法[J].计算机辅助设计与图形学学报,2006,18(5):667-673.(ZHOU B, QIU W D, CHEN Y H, et al. A level sensitive cluster based partitioning algorithms for reconfigurable systems[J]. Journal of Computer-Aided Design & Computer Graphics, 2006, 18(5):667-673.) [13] 陈乃金,江建慧.融合面积估算和多目标优化的硬件任务划分算法[J].通信学报,2013,34(2):40-55.(CHEN N J, JIANG J H. Hardware-task partitioning algorithm merged area estimation with multi-objective optimization[J]. Journal on Communications, 2013, 34(2):40-55.) [14] SHENG W, HE W, JIANG J, et al. Pareto optimal temporal partition methodology for reconfigurable architectures based on multi-objective genetic algorithm[C]//Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum. Piscataway, NJ:IEEE, 2012:425-430. [15] ZHOU Y, SHENG W, LIU X, et al. Efficient temporal task partition for coarse-grain reconfigurable systems based on simulated annealing genetic algorithm[C]//Proceedings of the 2011 IEEE 9th International Conference on ASIC. Piscataway, NJ:IEEE, 2011:941-944. [16] KAO C C. Performance-oriented partitioning for task scheduling of parallel reconfigurable architectures[J]. IEEE Transactions on Parallel & Distributed Systems, 2015, 26(3):858-867. |