[1] RAHMANI A M, VADDINA K R, LILJEBERG P, et al. Power and area optimization of 3D networks-on-chip using smart and efficient vertical channels[C]//PATMOS 2011:International Conference on Integrated Circuit and System Design:Power and Timing Modeling, Optimization, and Simulation. Berlin:Springer-Verlag, 2011:278-287. [2] SALAMAT R, EBRAHIMI M, BAGHERZADEH N. An adaptive, low restrictive and fault resilient routing algorithm for 3D network-on-chip[C]//PDP 2015:Euromicro International Conference on Parallel, Distributed and Network-Based Processing. Piscataway, NJ:IEEE, 2015:392-395. [3] BAHMANI M, SHEIBANYRAD A, PETROT F, et al. A 3D-NoC router implementation exploiting vertically-partially-connected topologies[C]//Proceedings of the 2012 IEEE Computer Society Symposium on VLSI. Washington, DC:IEEE Computer Society, 2012:9-14. [4] JIANG L, XU Q, EKLOW B. On effective TSV repair for 3D-stacked ICs[C]//DATE 2012:Proceedings of the Conference on Design, Automation and Test in Europe. San Jose, CA:EDA Consortium, 2012:793-798. [5] DAVIS W R, WILSON J, MICK S, et al. Demystifying 3D ICs:the pros and cons of going vertical[J]. IEEE Design & Test of Computers, 2005, 22(6):498-510. [6] AHMED A B, ABDALLAH A B. Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-Network-on-Chip (3D-NoC)[J]. The Journal of Supercomputing, 2013, 66(3):1507-1532. [7] AHMED A B, ABDALLAH A B. Graceful deadlock-free fault-tolerant routing algorithm for 3D network-on-chip architectures[J]. Journal of Parallel & Distributed Computing, 2014, 74(4):2229-2240. [8] EBRAHIMI M, CHANG X, DANESHTALAB M, et al. DyXYZ:fully adaptive routing algorithm for 3D NoCs[C]//Proceedings of the 201321st Euromicro International Conference on Parallel, Distributed and Network-Based Processing. Washington, DC:IEEE Computer Society, 2013:499-503. [9] DUBOIS F, SHEIBANYRAD A, BAHMANI M. Elevator-First:a deadlock-free distributed routing algorithm for vertically partially connected 3D-NoCs[J]. IEEE Transactions on Computers, 2013, 62(3):609-615. [10] LEE J, CHOI K. A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections[C]//Proceedings of the 7th IEEE/ACM International Symposium on Networks on Chip. Piscataway, NJ:IEEE, 2013:1-2. [11] 欧阳一鸣, 韩倩倩, 梁华国,等. 面向非全互连3D NoC可靠通信的分布式路由算法[J]. 计算机辅助设计与图形学学报, 2014, 26(3):502-510.(OUYANG Y M, HAN Q Q, LIANG H G, et al. A distributed routing algorithm for reliable communication in vertically partially connected 3D NoC[J]. Journal of Computer-Aided Design & Computer Graphics, 2014, 26(3):502-510.) [12] 赵俊宇, 朱珂, 沈剑良,等. 面向非全互连3D NoC的低开销容错路由算法[J]. 小型微型计算机系统, 2017, 38(4):791-796. (ZHAO J Y, ZHU K, SHEN J L, et al. Low hardware overhead, fault-tolerant routing algorithm in vertically partially connected 3D NoC[J]. Journal of Chinese Computer Systems, 2017, 38(4):791-796.) [13] AHMED A B, ABDALLAH A B. Adaptive fault-tolerant architecture and routing algorithm for reliable many-core 3D-NoC systems[J]. Journal of Parallel & Distributed Computing, 2016, 93/94(C):30-43. |