Lite寄存器模型的设计与实现

doi:10.11772/j.issn.1001-9081.2019091674

计算机应用 ›› 2020, Vol. 40 ›› Issue (5): 1369-1373.DOI: 10.11772/j.issn.1001-9081.2019091674

Lite寄存器模型的设计与实现

潘国腾, 欧国东, 晁张虎, 李梦君

国防科技大学计算机学院，长沙 410073

收稿日期:2019-10-08 修回日期:2019-12-28 出版日期:2020-05-10 发布日期:2020-05-15
通讯作者: 潘国腾(1977—)
作者简介:潘国腾(1977—)，男，山东曹县人，副研究员，博士，CCF会员，主要研究方向：微处理器设计与验证；欧国东(1977—)，男，湖南武冈人，助理研究员，博士，主要研究方向：微处理器设计与验证；晁张虎(1989—)，男，河南濮阳人，工程师，硕士，主要研究方向：微处理器设计与验证；李梦君(1976—)，男，湖北云梦人，副教授，博士，主要研究方向：微处理器设计与验证。
基金资助:
核高基国家科技重大专项(2017ZX01028-103-002);国家自然科学基金面上项目(61672525)。

Design and implementation of Lite register model

PAN Guoteng, OU Guodong, CHAO Zhanghu, LI Mengjun

College of Computer Science and Technology, National University of Defense Technology, Changsha Hunan 410073, China

Received:2019-10-08 Revised:2019-12-28 Online:2020-05-10 Published:2020-05-15
Contact: PAN Guoteng, born in 1977, Ph. D., associate research fellow. His research interests include microprocessor design and verification.
About author:PAN Guoteng, born in 1977, Ph. D., associate research fellow. His research interests include microprocessor design and verification.OU Guodong, born in 1977, Ph. D., research assistant. His research interests include microprocessor design and verification.CHAO Zhanghu, born in 1989, M. S., engineer. His research interests include microprocessor design and verification.LI Mengjun, born in 1976, Ph. D., associate professor. His research interests include microprocessor design and verification.
Supported by:
This work is partially supported by the National Science and Technology Major Project of China (2017ZX01028-103-002), the Surface Program of National Natural Science Foundation of China (61672525).

摘要/Abstract

摘要：

针对集成电路规模扩大、片内寄存器数量激增，导致验证难度加大的问题，提出一种轻量级寄存器模型。首先,设计精简的底层结构，配合参数化设置减少寄存器模型在运行时的内存消耗;然后,分析模块级、系统级等不同层次的寄存器验证需求，使用SystemVerilog语言实现验证所需的各项功能;最后,开发内建测试用例和寄存器模型自动生成工具，缩短寄存器模型所处验证环境的建立时间。实验结果表明，在运行时内存消耗方面，该寄存器模型为通用验证方法学(UVM)寄存器模型的21.65%；在功能方面，可应用于传统的UVM验证环境和非UVM验证环境，对25类寄存器的读写属性、复位值、后门访问路径等功能进行检查。该轻量级寄存器模型在工程实践中拥有良好的通用性和灵活性，满足寄存器验证需求，能有效提高寄存器验证的效率。

关键词: 寄存器模型, 验证, Python, 测试用例, 性能分析

Abstract:

Aiming at the problem that the scale of integrated circuits and the number of on-chip registers are increasing, which makes the verification more difficult, a lightweight register model was proposed. Firstly, a concise underlying structure was designed, and parameterized settings were combined to reduce the memory consumption of the register model at runtime. Then the register verification requirements at different levels such as module level and system level were analyzed, and SystemVerilog language was used to implement various functions required for verification. Finally, the built-in test cases and register model automatic generation tools were developed to reduce the setup time of the verification environment in which the register model was located. The experimental results show that the proposed register model is 21.65% of the Universal Verification Methodology (UVM) register model in term of memory consumption at runtime; in term of function, the proposed register model can be applied to traditional UVM verification environments and non-UVM verification environments, and the functions such as read-write property, reset value and backdoor access path of 25 types of registers are checked. This lightweight register model has good universality and flexibility in engineering practice, meets the needs of register verification, and can effectively improve the efficiency of register verification.

Key words: register model, verification, Python, test case, performance analysis

中图分类号:

TP368

潘国腾, 欧国东, 晁张虎, 李梦君. Lite寄存器模型的设计与实现[J]. 计算机应用, 2020, 40(5): 1369-1373.

PAN Guoteng, OU Guodong, CHAO Zhanghu, LI Mengjun. Design and implementation of Lite register model[J]. Journal of Computer Applications, 2020, 40(5): 1369-1373.

参考文献

1 HENNESSY J L , PATTERSON D A . Computer Architecture: a Quantitative Approach[M].6th ed. San Francisco: Morgan Kaufmann, 2017:12-25.
2 SPEAR C , TUMBUSH G . System Verilog for Verification: a Guide to Learning the Testbench Language Features: 3rd Edition[M]. Berlin: Springer, 2012: 385-414.
3 MINTZ M , EKENDAHL R . A Layered Approach[M]. Boston: Springer, 2007:47-68.
4 FRANCESCONI J , RODRIGUEZ J A , JULIáN P M . UVM based testbench architecture for unit verification[C]// Proceedings of the 2014 Argentine Conference on Micro-Nanoelectronics, Technology and Applications. Piscataway: IEEE, 2014:89-94.
5 MEHTA A B . System Verilog Assertions[M]. New York: Springer, 2014:9-28.
6 MEHTA A B . Functional Verification: Challenges and Solutions[M]. Cham: Springer, 2018:5-12.
7 Accellera . Universal Verification Methodology (UVM) 1.2 class reference[EB/OL].[2019-07-16].https://workspace.accellera.org/downloads/standards/uvm/UVM_Class_Reference_Manual_1.2.pdf.
8 Accellera . Universal Verification Methodology (UVM) 1.2 user’s guide[EB/OL]. [2019-07-16].https://accellera.org/images/downloads/standards/uvm/uvm_users_guide_1.2.pdf.
9 张强 . UVM实战[M]. 北京:机械工业出版社, 2014:1-20. (ZHANG Q. UVM Practice[M]. Beijing: China Machine Press, 2014:1-20.)
10 林玉新 . 基于VMM RAL的寄存器验证方法的研究[D]. 西安:西安电子科技大学, 2011:3-40. (LIN Y X. Research on register verification method based on VMM RAL[D]. Xi’an: Xidian University, 2011:3-40.)
11 IEEE . IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tool flows: IEEE Std 1685-2014[S]. Piscataway: IEEE, 2014-09-12.
12 KRUIJTZER W , WOLF P VAN DER , DE KOCK E , et al . Industrial IP integration flows based on IP-XACT standards[C]// Proceedings of the 2008 Conference on Design, Automation and Test in Europe. Piscataway: IEEE, 2008:32-37.
13 SUTHERLAND S . Integrating SystemC models with Verilog and SystemVerilog models using the SystemVerilog Direct Programming Interface (DPI)[EB/OL]. [2019-07-16].http://www.sutherland-hdl.com/papers/2004-SNUG-Europe-presentation_SystemVerilog_DPI_with_SystemC.pdf.
14 MATTHES E . Python编程:从入门到实践[M]. 袁国忠,译. 北京:人民邮电出版社, 2016:2-14. (MATTHES E. Python Crash Course：A Hands-On, Project-Based Introduction to Programming[M]. YUAN G Z, translated. Beijing: Posts and Telecom Press, 2016:2-14.)
15 夏宇闻,韩彬 . Verilog数字系统设计教程[M].4版. 北京:北京航空航天大学出版社, 2017: 1-50. (XIA Y W, HAN B. Verilog Digital System Design Tutorial[M].4th ed. Beijing: Beihang University Press, 2017:1-50.)

[1]	吴恺凡, 殷新春. 基于随机运算符的轻量级匿名射频识别系统双向认证协议[J]. 计算机应用, 2021, 41(6): 1621-1630.
[2]	徐国保, 陈媛晓, 王骥. 基于图卷积网络的药物靶标关联预测算法[J]. 计算机应用, 2021, 41(5): 1522-1526.
[3]	包玉龙, 朱雪阳, 张文辉, 孙鹏飞, 赵颖琪. 物联网应用中访问控制智能合约的形式化验证[J]. 计算机应用, 2021, 41(4): 930-938.
[4]	张恩, 李会敏, 常键. 可验证的隐私保护k-means聚类方案[J]. 计算机应用, 2021, 41(2): 413-421.
[5]	李秀艳, 刘明曦, 史闻博, 董国芳. 面向资源受限用户的高效动态数据审计方案[J]. 计算机应用, 2021, 41(2): 422-432.
[6]	张凌浩, 王胜, 周辉, 陈一凡, 桂盛霖. 基于MAVLink协议的无人机系统安全通信方案[J]. 计算机应用, 2020, 40(8): 2286-2292.
[7]	王治忠, 钱龙龙, 韩闯, 师丽. 基于统计特征和熵特征融合的心肌梗死辅助诊断方法[J]. 计算机应用, 2020, 40(2): 608-615.
[8]	王曙燕, 郑佳妮, 孙家泽. 基于页面对象的Web应用测试用例生成方法[J]. 计算机应用, 2020, 40(1): 212-217.
[9]	李兆斌, 刘泽一, 魏占祯, 韩禹. 基于哈希链的软件定义网络路径安全[J]. 计算机应用, 2019, 39(5): 1368-1373.
[10]	王曙燕, 王瑞, 孙家泽. 基于改进细菌觅食算法的测试用例生成方法[J]. 计算机应用, 2019, 39(3): 845-850.
[11]	王曙燕, 袁佳娟, 孙家泽. 基于弱变异准则的测试用例约简方法[J]. 计算机应用, 2019, 39(2): 534-539.
[12]	明洋, 何宝康. 支持属性撤销的可验证外包的多授权属性加密方案[J]. 计算机应用, 2019, 39(12): 3556-3562.
[13]	秦彪, 郭帆, 涂风涛. 面向Android应用的静态污点分析结果的正确性验证[J]. 计算机应用, 2019, 39(10): 3018-3027.
[14]	胡聪, 屈瑾瑾, 许川佩, 朱爱军. 基于自适应池化的神经网络的服装图像识别[J]. 计算机应用, 2018, 38(8): 2211-2217.
[15]	李聪, 杨晓元, 白平, 王绪安. 可追责和完全可验证外包解密CP-ABE方案[J]. 计算机应用, 2018, 38(8): 2249-2255.

Lite寄存器模型的设计与实现

Design and implementation of Lite register model

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics