[1] LIAN X,LIU Z,SONG Z,et al. High-performance FPGA-based CNN accelerator with block-floating-point arithmetic[J]. IEEE Transactions on Very Large Scale Integration Systems,2019,27(8):1874-1885. [2] LIU S,LIU D. Design space exploration of 1-D FFT processor[J]. Journal of Signal Processing Systems,2018,90(11):1609-1621. [3] 姚志成, 吴智慧, 杨剑, 等. 阵列互耦误差FIR校正滤波器设计与FPGA实现[J]. 计算机应用,2019,39(8):2374-2380.(YAO Z C,WU Z H,YANG J,et al. FIR correction filter design and FPGA implementation for array mutual coupling error[J]. Journal of Computer Applications,2019,39(8):2374-2380.) [4] 张望, 贾佳, 孟渊, 等. 基于高层次综合的AES算法研究与设计[J]. 计算机应用,2017,37(5):1341-1346.(ZHANG W,JIA J, MENG Y,et al. Research and design of AES algorithm based on high-level synthesis[J]. Journal of Computer Applications,2017, 37(5):1341-1346.) [5] MAHZOON A, ALIZADEH B. OptiFEX:a framework for exploring area-efficient floating point expressions on FPGAs with optimized exponent/mantissa widths[J]. IEEE Transaction on Very Large Scale Integration Systems,2017,25(1):198-209. [6] HORMIGO J,VILLALBA J. HUB floating point for improving FPGA implementations of DSP applications[J]. IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs, 2017, 64(3):319-323. [7] NESAM J J J,SIVANANTHAM S. Efficient half-precision floating point multiplier targeting color space conversion[J]. Multimedia Tools and Applications,2019,79(1/2):89-117. [8] HANUMAN C R S,KAMALA J,ARUNA A R. Implementation of multi-precision floating point divider for high speed signal processing applications[J]. The Journal of Supercomputing,2019, 75(9):6038-6054. [9] MAHZOON A, ALIZADEH B. Multi-objective optimization of floating point arithmetic expressions using iterative factorization[C]//Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI. Piscataway:IEEE,2015:243-248. [10] MAHZOON A, ALIZADEH B. Systematic design space exploration of floating-point expression on FPGA[J]. IEEE Transactions on Circuits and Systems Ⅱ:Express Briefs,2017,64(3):274-278. [11] MICHALSKA M,BRUNE-BRUNET S,BEZATI E,et al. Highprecision performance estimation for the design space exploration of dynamic dataflow programs[J]. IEEE Transactions on MultiScale Computing Systems,2018,4(2):127-139. [12] SCHAFER B C. Parallel high-level synthesis design space exploration for behavioral IPs of exact latencies[J]. ACM Transactions on Design Automation of Electronic Systems,2017, 22(4):No. 65. [13] SCHAFER B C. Enabling high-level synthesis resource sharing design space exploration in FPGAs through automatic internal bitwidth adjustments[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,36(1):97-105. [14] BELLAL R,LAMINI E S,BELBACHIR H,et al. Improved affine arithmetic-based precision analysis for polynomial function evaluation[J]. IEEE Transaction on Computers,2019,68(5):702-712. [15] GHANDALI S,ALIZADEH B,FUJITA M,et al. Automatic highlevel data-flow synthesis and optimization of polynomial datapaths using functional decomposition[J]. IEEE Transactions on Computers,2015,64(6):1579-1593. [16] DE DINECHIN F,PASCA B. Designing custom arithmetic data paths with FloPoCo[J]. IEEE Design and Test of Computers, 2011,28(4):18-27. |