热安全约束下异构多核系统动态映射方法

doi:10.11772/j.issn.1001-9081.2020111870

计算机应用 ›› 2021, Vol. 41 ›› Issue (9): 2631-2638.DOI: 10.11772/j.issn.1001-9081.2020111870

所属专题：先进计算

热安全约束下异构多核系统动态映射方法

安鑫^1,2, 杨海娇^1,2, 李建华^1,2, 任福继^1,2

1. 合肥工业大学计算机与信息学院, 合肥 230601;
2. 情感计算与先进智能机器安徽省重点实验室(合肥工业大学), 合肥 230601

收稿日期:2020-11-30 修回日期:2021-01-06 出版日期:2021-09-10 发布日期:2021-05-12
通讯作者: 安鑫
作者简介:安鑫(1987-),男,山东潍坊人,副教授,博士,CCF会员,主要研究方向:嵌入式系统设计和验证、机器学习;杨海娇(1994-),女,安徽六安人,硕士研究生,主要研究方向:嵌入式系统、片上系统、机器学习;李建华(1985-),男,安徽肥西人,副教授,博士,主要研究方向:计算机体系结构、非易失性存储器;任福继(1959-),男,四川南充人,教授,博士,主要研究方向:信号与信息处理、计算机视觉。
基金资助:
国家自然科学基金联合资助基金资助项目（U1613217）；安徽省重点研究与开发计划项目（202004d07020004）；中央高校基本科研业务经费专项资金资助项目（JZ2020YYPY0092）。

Dynamic mapping method for heterogeneous multi-core system under thermal safety constraint

AN Xin^1,2, YANG Haijiao^1,2, LI Jianhua^1,2, REN Fuji^1,2

1. School of Computer Science and Information Engineering, Hefei University of Technology, Hefei Anhui 230601, China;
2. Anhui Province Key Laboratory of Affective Computing and Advanced Intelligent Machine(Hefei University of Technology), Hefei Anhui 230601, China

Received:2020-11-30 Revised:2021-01-06 Online:2021-09-10 Published:2021-05-12
Supported by:
This work is partially supported by the Joint Funds of the National Natural Science Foundation of China (U1613217), the Key Research and Development Program of Anhui Province (202004d07020004), the Fundamental Research Funds for the Central Universities (JZ2020YYPY0092).

摘要/Abstract

摘要： 异构多核平台通过集成不同类型的处理核来为系统设计提供灵活性，从而使应用程序可以根据自身需求动态地选择不同类型的处理核来进行处理，实现应用程序的高效运行。随着半导体技术的发展，单芯片上集成的核心数量随之增加，使得现代多核处理器具有更高的功率密度，而这会导致芯片温度的升高，最终会对系统性能造成一定的负面影响。为了充分发挥出异构多核处理系统的性能优势，提出一种在满足温度安全功率的前提下，以最大化系统性能为目标的动态映射方法。该方法考虑异构多核系统的两种异构指标来确定映射方案：第一种异构指标是核心类型，不同类型的处理核具有不同的特征，因而它们适用于处理不同的应用程序；第二种异构指标是热感受性，芯片上不同的处理核位置具有不同的热感受性，越是中心位置的处理核受到的来自于其他处理核的热传递越多，因而温度也就越高。为此，提出一种基于神经网络性能预测器来对线程与处理核类型进行匹配，并利用热安全功率（TSP）模型将经过匹配后的线程映射到芯片上的具体位置。实验结果表明，所提出的方法与常见的轮询调度（RRS）相比，能在保证热安全约束的前提下将平均每个时钟周期内程序所执行的指令数，即指令/周期（IPC）提高53%左右。

关键词: 异构多核系统, 动态映射, 性能预测, 热感受性, 热安全功率

Abstract: The heterogeneous multi-core platform provides flexibility for system design by integrating different types of processing cores, so that applications can dynamically select different types of processing cores according to their requirements and realize efficient operation of applications. With the development of semiconductor technology, the number of integrated cores on a single chip has increased, making the modern multi-core processors have a higher power density, and this will cause the chip temperature to rise, which will eventually cause a certain negative impact on the system performance. To make the performance advantages of heterogeneous multi-core processing system fully utilized, a dynamic mapping method was proposed to maximize the performance of heterogeneous multi-core systems under the premise of satisfying temperature safe power. In this method, two heterogeneous indices of heterogeneous multi-core systems including core type and thermal susceptibility were considered to determine the mapping scheme:the first heterogeneous index is the core type. Different types of processing cores have different characteristics, so they are suitable for processing different applications. The second heterogeneous index is thermal susceptibility. Different processing core positions on the chip have different thermal susceptibility. The processing cores closer to the center receive more heat transfer from other processing cores, so that they have higher temperature. For the above, a neural network performance predictor was created to match threads to processing core types, and the Thermal Safe Power (TSP) model was used to map the matched threads to specific locations on the chip. Experimental results show that the proposed method achieves about 53% increase of the average number of instructions executed by the program in each clock cycle-Instruction Per Cycle (IPC) under the premise of ensuring thermal safety constraints compared with the common Round Robin Scheduler (RRS).

Key words: heterogeneous multi-core system, dynamic mapping, performance prediction, thermal susceptibility, Thermal Safe Power (TSP)

中图分类号:

TP302.7

安鑫, 杨海娇, 李建华, 任福继. 热安全约束下异构多核系统动态映射方法[J]. 计算机应用, 2021, 41(9): 2631-2638.

AN Xin, YANG Haijiao, LI Jianhua, REN Fuji. Dynamic mapping method for heterogeneous multi-core system under thermal safety constraint[J]. Journal of Computer Applications, 2021, 41(9): 2631-2638.

参考文献

[1] ISKANDAR V,SALAMA C,TAHER M. Dynamic thread mapping for maximizing performance in power-efficient multi-core systems[C]//Proceedings of the 13th International Conference on Computer Engineering and Systems. Piscataway:IEEE,2018:230-235.
[2] 安鑫, 张影, 康安, 等. 基于机器学习的异构多核处理器系统在线映射方法[J]. 计算机应用,2019,39(6):1753-1759.(AN X, ZHANG Y,KANG A,et al. Machine learning based mapping approach for heterogeneous multi-processors system[J]. Journal of Computer Applications,2019,39(6):1753-1759.)
[3] ZHAO S,HAO C L,JIAN Z,et al. Energy-efficient phase-aware load balancing on asymmetric multicore processors[C]//Proceedings of the IEEE 4th International Conference on Computer and Communications. Piscataway:IEEE,2018:2575-2579.
[4] SHEN X P,ZHONG Y T,DING C. Locality phase prediction[J]. ACM SIGPLAN Notices,2004,39(11):165-176.
[5] ANSARI M, PASANDIDEH M, SABER-LATIBARI J, et al. Meeting thermal safe power in fault-tolerant heterogeneous embedded systems[J]. IEEE Embedded Systems Letters,2020,12(1):29-32.
[6] RAPP M,PATHANIA A,MITRA T,et al. Prediction-based task migration on S-NUCA many-cores[C]//Proceedings of the 2019 Design,Automation and Test in Europe Conference and Exhibition. Piscataway:IEEE,2019:1579-1582.
[7] KHDR H,PAGANI S,SOUSA É,et al. Power density-aware resource management for heterogeneous tiled multicores[J]. IEEE Transactions on Computers,2017,66(3):488-501.
[8] PAGANI S,KHDR H,CHEN J J,et al. Thermal Safe Power (TSP):efficient power budgeting for heterogeneous manycore systems in dark silicon[J]. IEEE Transactions on Computers, 2017,66(1):147-162.
[9] BASIREDDY K R, SINGH A K, AL-HASHIMI B M, et al. AdaMD:adaptive mapping and DVFS for energy-efficient heterogeneous multicores[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems,2020,39(10):2206-2217.
[10] 卢春鹏. 动态电压与频率调节在降低功耗中的作用[J]. 单片机与嵌入式系统应用,2007(5):12-14,17.(LU C P. Function of dynamic voltage and frequency scaling in power reduction[J]. Microcontrollers and Embedded Systems,2007(5):12-14.17.)
[11] 张冬松, 陈芳园, 金士尧. 多核系统中基于动态电压频率调节的实时节能调度研究[J]. 计算机工程与科学,2010,32(9):157-164.(ZHANG D S,CHEN F Y,JIN S Y. Research on real-time energy-efficient scheduling in multi-core systems based on dynamic voltage frequency scaling[J]. Computer Engineering and Science,2007,32(9):157-164.)
[12] HENKEL J,KHDR H,RAPP M. Smart thermal management for heterogeneous multicores[C]//Proceedings of the 2019 Automation and Test in Europe Conference and Exhibition. Piscataway:IEEE,2019:132-137.
[13] EILALI A, AL-HASHIMI B, ELES P. A standby-sparing technique with low energy-overhead for fault-tolerant hard realtime systems[C]//Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis. New York:ACM,2009:193-202.
[14] AWAN M A,MASSON D,TOVAR E. Energy efficient mapping of mixed criticality applications on unrelated heterogeneous multicore platforms[C]//Proceedings of the 11th IEEE Symposium on Industrial Embedded Systems. Piscataway:IEEE, 2016:1-10.
[15] FANG J,ZONG H,ZHAO H Y,et al. Intelligent mapping method for power consumption and delay optimization based on heterogeneous NoC platform[J]. Electronics, 2019, 8(8):No. 912.
[16] POY P,ALAM M M U,DAS N. Heuristic based task scheduling in multiprocessor systems with genetic algorithm by choosing the eligible processor[J]. International Journal of Distributed and Parallel Systems,2012,3(4):111-121.
[17] EDUN A,VAZQUEZ R,GORDON-ROSS A,et al. Dynamic scheduling on heterogeneous multicores[C]//Proceedings of the 2019 Design,Automation and Test in Europe Conference and Exhibition. Piscataway:IEEE,2019:1685-1690.
[18] 安鑫, 康安, 夏近伟, 等. 基于机器学习的异构感知多核调度方法[J]. 计算机应用,2020,40(10):3081-3087.(AN X,KANG A,XIA J W,et al. Heterogeneous sensing multi-core scheduling method based on machine learning[J]. Journal of Computer Applications,2020,40(10):3081-3087.)
[19] NEMIROVSKY D, ARKOSE T, MARKOVIC N, et al. A machine learning approach for performance prediction and scheduling on heterogeneous CPUs[C]//Proceedings of the 29th International Symposium on Computer Architecture and High Performance Computing. Piscataway:IEEE,2017:121-128.
[20] NEMIROVSKY D,ARKOSE T,MARKOVIC N,et al. A general guide to applying machine learning to computer architecture[J]. Supercomputing Frontiers and Innovations,2018,5(1):95-115.
[21] WOO S C, OHARA M, TORRIE E, et al. The SPLASH-2 programs:characterization and methodological considerations[J]. ACM SIGARCH Computer Architecture News,1995,23(2):24-36.
[22] McVOY L,STAELIN C. Lmbench:portable tools for performance analysis[C]//Proceedings of the 1996 USENIX Annual Technical Conference. Berkeley:USENIX Association,1996:279-294.
[23] ANSARI M,SAFARI S,YEGANEH-KHAKSAR A,et al. Peak power management to meet thermal design power in fault-tolerant embedded systems[J]. IEEE Transactions on Parallel and Distributed Systems,2019,30(1):161-173.
[24] GRENAT A, PANT S, RACHALA R, et al. 5.6 Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor[C]//Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers. Piscataway:IEEE,2014:106-107.
[25] MARKOVIC N, NEMIROVSKY D, MILUTINOVIC V, et al. Hardware round-robin scheduler for single-ISA asymmetric multicore[C]//Proceedings of the 2015 European Conference on Parallel Processing, LNCS 9233. Berlin:Springer, 2015:122-134.

热安全约束下异构多核系统动态映射方法

Dynamic mapping method for heterogeneous multi-core system under thermal safety constraint

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 4

编辑推荐

Metrics

[1]	安鑫, 康安, 夏近伟, 李建华, 陈田, 任福继. 基于机器学习的异构感知多核调度方法[J]. 计算机应用, 2020, 40(10): 3081-3087.
[2]	安鑫, 张影, 康安, 陈田, 李建华. 基于机器学习的异构多核处理器系统在线映射方法[J]. 计算机应用, 2019, 39(6): 1753-1759.
[3]	陶洋黄涛唐毅. 基于主机负载的任务执行时间预测研究[J]. 计算机应用, 2009, 29(10): 2617-2619.
[4]	卢琰琰; 吴海燕; 陈怀楚; 高国柱; 王映雪. 基于联合压力测试的Web应用程序性能预测方法[J]. 计算机应用, 2006, 26(6): 1472-1474.